• Title/Summary/Keyword: Film Capacitor

Search Result 454, Processing Time 0.024 seconds

Fabrications and properties of MFIS capacitor using $LiNbO_3$/AIN structure ($LiNbO_3$/AIN 구조를 이용한 MFIS 커패시터의 제작 및 특성)

  • 이남열;정순원;김용성;김진규;정상현;김광호;유병곤;이원재;유인규
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.743-746
    • /
    • 2000
  • Metal-ferroelectric-insulator-semiconductor(MFIS) devices using Pt/$LiNbO_3$/Si structure were successfully fabricated. The dielectric constant of the AIN film calculated from the capacitance in the accumulation region in the capacitance-voltage(C-V) curve was about 8.2. The gate leakage current density of MIS devices using a aluminum electrode showed the least value of 1$\times$$1O^{-8}$A/$cm^2$ order at the electric field of 500kV/cm. The dielectric constant of $LiNbO_3$film on AIN/Si structure was about 23 derived from 1MHz capacitance-voltage (C-V) measurement and the resistivity of the film at the field of 500kV/cm was about 5.6$\times$ $1O^{13}$ $\Omega$.cm.

  • PDF

Ferroelectric and leakage current characteristics of Pt/SBT/Pt capacitors with post annealing process (후속 열처리에 따른 Pt/SBT/Pt 캐패시터의 강유전 특성과 누설전류 특성)

  • 권용욱;박주동;연대중;오태성
    • Journal of the Korean Vacuum Society
    • /
    • v.8 no.3A
    • /
    • pp.238-244
    • /
    • 1999
  • Pt/SBT/Pt capacitors were fabricated using the MOD-derived $SrBi_{2x}Ta_2O_9$ (SBT) films and their ferroelectic and leakage current characteristics were investigated with post annealing at 400~$800^{\circ}C$. Although the MOD-derived SBT film exhibited the hysteresis loop typical for the leaky film, the well-saturated ferroelectric hysteresis loop could be obtained by post annealing the Pt/SBT/Pt capacitors at $550^{\circ}C$~$800^{\circ}C$. The remanent polarization $2P_r$ of the SBT film exhibited a maximum value of 9.72$\mu\textrm{cm}^2$ with post annealing at $600^{\circ}C$, and then decreased with increasing the post annealing temperature above $600^{\circ}C$. The MOD-derived SBT films exhibited the high leakage current density of ~$10^{-3} \textrm{A/cm}^2$ at 75kV/cm. With post annealing the Pt/SBT/Pt capacitor at 600~$800^{\circ}C$, however, the leakage current density decreased remarkably to less than $10^{-6}\textrm{A/cm}^2$ at 75kV/cm.

  • PDF

Plasma Polymerized Styrene for Gate Insulator Application to Pentacene-capacitor (유기박막트랜지스터 응용을 위해 플라즈마 중합된 Styrene 게이트 절연박막)

  • Hwang, M.H.;Son, Y.D.;Woo, I.S.;Basana, B.;Lim, J.S.;Shin, P.K.
    • Journal of the Korean Vacuum Society
    • /
    • v.20 no.5
    • /
    • pp.327-332
    • /
    • 2011
  • Plasma polymerized styrene (ppS) thin films were prepared on ITO coated glass substrates for a MIM (metal-insulator-metal) structure with thermally evaporated Au thin film as metal contact. Also the ppS thin films were applied as organic insulator to a MIS (metal-insulatorsemiconductor) device with thermally evaporated pentacene thin film as organic semiconductor layer. After the I-V and C-V measurements with MIM and MIS structures, the ppS revealed relatively higher dielectric constant of k=3.7 than those of the conventional poly styrene and very low leakage current density of $1{\times}10^{-8}Acm^{-2}$ at electric field strength of $1MVcm^{-1}$. The MIS structure with the ppS dielectric layer showed negligible hysteresis in C-V characteristics. It would be therefore expected that the proposed ppS could be applied as a promising dielectric/insulator to organic thin film transistors, organic memory devices, and flexible organic electronic devices.

Hafnium Oxide Layer Based Metal-Oxide-Semiconductor (MOS) Capacitors with Annealing Temperature Variation

  • Lee, Na-Yeong;Choe, Byeong-Deok
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.318.1-318.1
    • /
    • 2016
  • Hafnium Oxide (HfOx) has been attracted as a promising gate dielectric for replacing SiO2 in gate stack applications. In this paper, Metal-Oxide-Semiconductor (MOS) capacitor with solution processed HfO2 high-k material as a dielectric were fabricated. The solvent using $HfOCl2{\cdot}8H2O$ dissolve in 2-Methoxy ethanol was prepared at 0.3M. The HfOx layers were deposited on p-type silicon substrate by spin-coating at $250^{\circ}C$ for 5 minutes on a hot plate and repeated the same cycle for 5 times, followed by annealing process at 350, 450 and $550^{\circ}C$ for 2 hours. When the annealing temperature was increased from 350 to $550^{\circ}C$, capacitance value was increased from 337 to 367 pF. That was resulted from the higher temperature of HfOx which have more crystallization phase, therefore dielectric constant (k) was increased from 11 to 12. It leads to the formation of dense HfOx film and improve the ability of the insulator layer. We confirm that HfOx layer have a good performance for dielectric layer in MOS capacitors.

  • PDF

High Performance Wilkinson Power Divider Using Integrated Passive Technology on SI-GaAs Substrate

  • Wang, Cong;Qian, Cheng;Li, De-Zhong;Huang, Wen-Cheng;Kim, Nam-Young
    • Journal of electromagnetic engineering and science
    • /
    • v.8 no.3
    • /
    • pp.129-133
    • /
    • 2008
  • An integrated passive device(IPD) technology by semi-insulating(SI)-GaAs-based fabrication has been developed to meet the ever increasing needs of size and cost reduction in wireless applications. This technology includes reliable NiCr thin film resistor, thick plated Cu/Au metal process to reduce resistive loss, high breakdown voltage metal-insulator-metal(MIM) capacitor due to a thinner dielectric thickness, lowest parasitic effect by multi air-bridged metal layers, air-bridges for inductor underpass and capacitor pick-up, and low chip cost by only 6 process layers. This paper presents the Wilkinson power divider with excellent performance for digital cellular system(DCS). The insertion loss of this power divider is - 0.43 dB and the port isolation greater than - 22 dB over the entire band. Return loss in input and output ports are - 23.4 dB and - 25.4 dB, respectively. The Wilkinson power divider based on SI-GaAs substrates is designed within die size of $1.42\;mm^2$.

The Preparation and Characterization of BLT Thin Films by MOD Process (MOD법을 이용한 BLT박막의 제초 및 특성에 관한 연구)

  • 이진한;장건익
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.186.1-189
    • /
    • 2001
  • Ferroelectric $Bi_{4-x}$La$_{x}$Ti$_3$O$_{12}$ (BLT)thin films with various compositions(x=0.65, 0.70, 0.75) were prepared on Pt//Ti/SiO$_2$/Si(100) substrate by metal-organic deposition. The electrical and structural characteristics of BLT thin films were investigated to develop ferroelectric thin films for capacitor layers of FRAM. After spin coating, thin films were annealed at $650^{\circ}C$ for 1hour in oxygen atomosphere. Scanning electron micrographs showed uniform surfaces composed of rod-like grains. The $Bi_{4-x}$La$_{x}$Ti$_3$O$_{12}$ (x=0.70) thin film capacitors with a Pt top electrode showed better ferroelectric properties than other films. At the applied voltage of 5V, the dielectric constant($\varepsilon$$_{r}$), dissipation factor(tan$\delta$),remanent polarization(2Pr), and coercive field(2Ec) of the $Bi_{4-x}$La$_{x}$Ti$_3$O$_{12}$ (x=0.70)thin films were about 272.54, 0.059, 32.4 $\mu$C/cm$^2$, 2Ec=119.9kV/cm. Also the capacitor did not show any significant fatigue up to 4.8$\times$10$^{10}$ read/write switching cycles.hing cycles.s.

  • PDF

The Preparation and Characterization of BNdT Thin Films by MOD Process (MOD법을 이용한 BNdT박막의 제조 및 특성 연구)

  • Kim, Ki-Beom;Jang, Gun-Eik
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.07b
    • /
    • pp.861-864
    • /
    • 2002
  • Ferroelectric $Bi_{4-x}Nd_xTi_3O_{12}$(BNdT) thin films with the composition(x=0.75) were prepared on pt/Ti/$SiO_2$/Si(100) substrate by metal-organic deposition. The electrical and structural characteristics of BNdT thin films were investigated to develop ferroelectric thin films for capacitor layers of FRAM. After spin coating, thin films were annealed at $650^{\circ}C$ for 1hour in oxygen atmosphere. Scanning electron micrographs showed uniform surfaces composed of rod-like grains. The $Bi_{4-x}Nd_xTi_3O_{12}$(X=0.75) thin film capacitors with a Pt top electrode showed better ferroelectric properties. At the applied voltage of 5V, the dielectric constant$(\varepsilon_r)$, dissipation factor$(tan{\delta})$, remanent polarization(2Pr) and nonvolatile swiching charge of the $Bi_{4-x}Nd_xTi_3O_{12}$(x=0.75)thin films were about 346.7, 0.095, $56{\mu}C/cm^2$ and $38{\mu}C/cm^2$ respectively. Also the capacitor did not show any significant fatigue up to $8{\times}10^{10}$ read/write switching cycles at a frequency of 1MHz.

  • PDF

Effects of Peripheral Pentacene Region on C-V Characteristics of Metal-Oxide-Pentacene Capacitor Structure

  • Jung, Keum-Dong;Jin, Sung-Hun;Park, Chang-Bum;Shin, Hyung-Cheol;Park, Byung-Gook;Lee, Jong-Duk
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2005.07b
    • /
    • pp.1284-1287
    • /
    • 2005
  • Peripheral pentacene region gives a significant influence on C-V characteristics of metal-oxide-pentacene capacitor structure. When the gate voltage goes toward negative, the effect of peripheral pentacene region becomes larger. Remaining gate DC bias constant and changing small signal frequency, the capacitance of peripheral pentacene changes along with frequency so that the total capacitance value also changes. The influence of peripheral pentacene region should be removed to measure accurate C-V characteristics, because it is hard to take into account the effect of the region quantitatively. After removing the influence of peripheral pentacene region, acceptor concentration, flat band voltage and depletion width of pentacene thin film are extracted from an accurate C-V curve as $1.58{\times}10^{17}cm^{-3}$, -1.54 V and 39.4 nm, respectively.

  • PDF

Electric Properties of MFIS Capacitors using Pt/LiNbO3/AlN/Si(100) Structure (Pt/LiNbO3/AlN/Si(100) 구조를 이용한 MFIS 커패시터의 전기적 특성)

  • Jung, Soon-Won;Kim, Kwang-Ho
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.12
    • /
    • pp.1283-1288
    • /
    • 2004
  • Metal-ferroelectric-insulator-semiconductor(WFIS) capacitors using rapid thermal annealed LiNbO$_3$/AlN/Si(100) structure were fabricated and demonstrated nonvolatile memory operations. The capacitors on highly doped Si wafer showed hysteresis behavior like a butterfly shape due to the ferroelectric nature of the LiNbO$_3$ films. The typical dielectric constant value of LiNbO$_3$ film in the MFIS device was about 27, The gate leakage current density of the MFIS capacitor was 10$^{-9}$ A/cm$^2$ order at the electric field of 500 kV/cm. The typical measured remnant polarization(2P$_{r}$) and coercive filed(Ec) values were about 1.2 $\mu$C/cm$^2$ and 120 kV/cm, respectively The ferroelectric capacitors showed no polarization degradation up to 10$^{11}$ switching cycles when subjected to symmetric bipolar voltage pulses of 1 MHz. The switching charges degraded only by 10 % of their initial values after 4 days at room temperature.e.

Effects of Chemical and Abrasive Particles for the Removal Rate and Surface Microroughness in Ruthenium CMP (Ru CMP 공정에서의 화학액과 연마 입자 농도에 따른 연마율과 표면 특성)

  • Lee, Sang-Ho;Kang, Young-Jea;Park, Jin-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.07b
    • /
    • pp.1296-1299
    • /
    • 2004
  • MIM capacitor has been investigated for the next generation DRAM. Conventional poly-Si bottom electrode cannot satisfy the requirement of electrical properties and comparability to the high k materials. New bottom electrode material such as ruthenium has been suggested in the fabrication of MIM structure capacitor. However, the ruthenium has to be planarized due to the backend scalability. For the planarization CMP has been widely used in the manufacture of integrated circuit. In this research, ruthenium thin film was Polished by CMP with cerium ammonium nitrate (CAN)base slurry. HNO3 was added on the CAN solution as an additive. In the various concentration of chemical and alumina abrasive, ruthenium surface was etched and polished. After static etching and polishing, etching and removal rate was investigated. Also microroughness of surface was observed by AFM. The etching and removal rate depended on the concentration of CAN, and HNO3 accelerated the etching and polishing of ruthenium. The reasonable removal rate and microroughness of surface was achieved in the 1wt% alumina slurry.

  • PDF