• 제목/요약/키워드: Electronic Hardware

검색결과 1,036건 처리시간 0.026초

시험용 이상전원(異狀電源) 발생장치의 개발에 관한 연구 (A Study on the Development of Abnormal Power Source Generator to Evaluate Electronic Appliances)

  • 박찬원;노재관
    • 산업기술연구
    • /
    • 제24권A호
    • /
    • pp.83-90
    • /
    • 2004
  • Generally, electronic appliances are used on the basis of normal power source supply. The power source inevitably includes the abnormal condition, such as, sudden voltage sagging, power interrupt, and induced noises. As the electronic appliances which include micro-controller-based circuits are being increased recently, the controller circuit sometimes malfunctions by the abnormal condition of the power source. This situation causes serious problems such as hitch of electric appliance, fire and medical instrument glitch, which produces serious situations. In this paper, development of power interrupt tester which is highly suitable for an endurance test device under abnormal power source to microprocessor-based circuits is proposed 89C2051 microcontroller is performed to make power interrupt signal, and software controls peripheral hardwares and built-in functions. Experimental results of this study will offer a good application to electronic appliance maker as a test device of hardware and software debugging use.

  • PDF

Lossless Audio Coding using Integer DCT

  • Kang MinHo;Lee Sung Woo;Park Se Hyoung;Shin Jaeho
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2004년도 ICEIC The International Conference on Electronics Informations and Communications
    • /
    • pp.114-117
    • /
    • 2004
  • This paper proposes a novel algorithm for hybrid lossless audio coding, which employs integer discrete cosine transform. The proposed algorithm divides the input signal into frames of a proper length, decorrelates the framed data using the integer DCT and finally entropy-codes the frame data. In particular, the adaptive Golomb-Rice coding method used for the entropy coding selects an optimal option which gives the best compression efficiency. Since the proposed algorithm uses integer operations, it significantly improves the computation speed in comparison with an algorithm using real or floating-point operations. When the coding algorithm is implemented in hardware, the system complexity as well as the power consumption is remarkably reduced. Finally, because each frame is independently coded and is byte-aligned with respect to the frame header, it is convenient to move, search, and edit the coded data.

  • PDF

Area Efficient Implementation Of 128-Bit Block Cipher, SEED

  • Seo, Young-Ho;Kim, Jong-Hyeon;Jung, Young-Jin;Kim, Dong-Wook
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2000년도 ITC-CSCC -1
    • /
    • pp.339-342
    • /
    • 2000
  • This paper presented a FPGA design of SEED, which is the Korea standard 128-bit block cipher. In this work, SEED was designed technology- independently for other applications such as ASIC or core-based designs. Hence in case of changing the target of design, it is not necessary to modify design or need only minor modification to reuse the design. Since SEED algorithm requires a lot of hardware resources, each unit was designed only once and used sequentially. So, the number of gates was minimized and SEED algorithm was fitted in FPGA without additional components. It was confirmed that the rate of resource usage is about 80% in ALTERA 10KE and the SEED design operates in a clock frequency of 131.57 MHz and an encryption rate of 29 Mbps.

  • PDF

High Repair Efficiency BIRA Algorithm with a Line Fault Scheme

  • Han, Tae-Woo;Jeong, Woo-Sik;Park, Young-Kyu;Kang, Sung-Ho
    • ETRI Journal
    • /
    • 제32권4호
    • /
    • pp.642-644
    • /
    • 2010
  • With the rapid increase occurring in both the capacity and density of memory products, test and repair issues have become highly challenging. Memory repair is an effective and essential methodology for improving memory yield. An SoC utilizes built-in redundancy analysis (BIRA) with built-in self-test for improving memory yield and reliability. This letter proposes a new heuristic algorithm and new hardware architecture for the BIRA scheme. Experimental results indicate that the proposed algorithm shows near-optimal repair efficiency in combination with low area and time overheads.

실시간 이더넷 기반의 한국형 오픈소스 모션 시스템 개발 및 분석 (Development and Analysis of Korea Open Source Motion System based on Real-Time Ethernet)

  • 임선;이승용;김지현;정일균
    • 전기학회논문지
    • /
    • 제66권1호
    • /
    • pp.186-193
    • /
    • 2017
  • KOSMOS is Korea Open Source MOtion System which is developed based on general purpose hardware and open source software. It is aiming at IEC 61131-3 standard. Real-time ethernet has several advantages for motion control system and distributed control system. So, considering this advantages, KOSMOS has the network interface made up of Real-time ethernet, EtherCAT. In this paper, we explain the KOSMOS platform, the performance for real-time task and show the real case applying KOSMOS platform in manipulator control system.

모듈형 플러그인 능동전력디커플링 회로를 위한 계통전압 추종 방법 (Grid Voltage Estimation Method for Modular Plug-in Active Power Decoupling Circuits)

  • 김동희;김정태;박성민;정교범
    • 전력전자학회논문지
    • /
    • 제26권4호
    • /
    • pp.294-297
    • /
    • 2021
  • A grid voltage estimation method for modular plug-in active power decoupling (APD) circuits is proposed in this study as direct replacements of electrolytic capacitors. Since modular plug-in APD circuits cannot have additional grid voltage sensors and should be operated independently without information exchange with the front-end converter, it is impossible to obtain the phase information of the grid directly. Therefore, the proposed method uses the second-order harmonic component of the DC-link voltage to estimate the grid voltage necessary to control the APD circuit. By employing the proposed method, the concept of modular plug-in APD circuits can be realized and implemented without direct detection of the grid voltage. The experimental results based on hardware-in-the-loop simulation (HILS) validate the effectiveness of the proposed control method.

초목을 포함한 도로 환경에서의 필터링 기반 주행 가능 영역 검출 방법 및 하드웨어 구조 (A Method and Hardware Architecture of Drivable Area Detection Based on Filtering in Road Environment Including Vegetation)

  • 김영현;하지석;최철호;문병인
    • 한국정보처리학회:학술대회논문집
    • /
    • 한국정보처리학회 2021년도 춘계학술발표대회
    • /
    • pp.536-539
    • /
    • 2021
  • 초목을 포함한 도로 환경에서, 초목 영역은 도로의 특성과 매우 유사하므로 주행 가능 영역으로 판단될 수 있다. 또한, 도로 검출을 위한 대부분의 U-V 시차 기반 하드웨어 시스템에서는 한 프레임의 시차가 모두 입력되기 전까지 다음 단계의 연산을 수행할 수 없는 문제가 있다. 이에 본 논문에서는 간단한 필터링 기법를 적용하여 초목을 포함한 도로 환경에서 즉각적으로 주행 가능 영역을 검출하는 방법 및 그 하드웨어 구조를 제안한다. 제안하는 방법은 93.08%의 정확도를 보인다. 또한, 제안하는 하드웨어 구조는 기존 방법보다 Slice LUTs 기준 60.26% 및 Slice Registers 기준 53.62% 적은 하드웨어 자원을 사용한다.

GPU-Accelerated Single Image Depth Estimation with Color-Filtered Aperture

  • Hsu, Yueh-Teng;Chen, Chun-Chieh;Tseng, Shu-Ming
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제8권3호
    • /
    • pp.1058-1070
    • /
    • 2014
  • There are two major ways to implement depth estimation, multiple image depth estimation and single image depth estimation, respectively. The former has a high hardware cost because it uses multiple cameras but it has a simple software algorithm. Conversely, the latter has a low hardware cost but the software algorithm is complex. One of the recent trends in this field is to make a system compact, or even portable, and to simplify the optical elements to be attached to the conventional camera. In this paper, we present an implementation of depth estimation with a single image using a graphics processing unit (GPU) in a desktop PC, and achieve real-time application via our evolutional algorithm and parallel processing technique, employing a compute shader. The methods greatly accelerate the compute-intensive implementation of depth estimation with a single view image from 0.003 frames per second (fps) (implemented in MATLAB) to 53 fps, which is almost twice the real-time standard of 30 fps. In the previous literature, to the best of our knowledge, no paper discusses the optimization of depth estimation using a single image, and the frame rate of our final result is better than that of previous studies using multiple images, whose frame rate is about 20fps.

비상용 발전기 제어시스템의 배터리 충전기를 위한 고효율 LLC 공진형 컨버터의 연구 (Study of High Efficiency LLC Resonant Converter for a Battery Charger of Emergency Electric Power Generator Control System)

  • 이준민;박민기;이용근;나재두
    • 조명전기설비학회논문지
    • /
    • 제27권10호
    • /
    • pp.93-100
    • /
    • 2013
  • Generally, the conventional battery charging system using an analog method has the large, heavy hardware and low efficiency. Also, it has the disadvantage that it is necessary to replace the control circuit on the basis of the characteristic curve of the specific battery cell. The proposed programmable digital LLC resonant charging system use high efficiency control system(CC-CV), and has characteristic a small hardware and advantage that a digital programming of the voltage, current, and battery capacity characteristics can be flexible. The system proposed the use of Half-bridge LLC resonant converter is possible to improve efficiency and reduce switching losses by using ZVS topology. Further, a constant voltage - constant current(CC-CV) control algorithm apply to the charger which using a buck converter. The performance of the proposed system is demonstrated through experiments.

오픈소스 하드웨어와 클라우드 서비스 기반의 개방형 IoT 플랫폼 구축 (Development of Open IoT platform based on Open Source Hardware & Cloud Service)

  • 류대현;최태완
    • 한국전자통신학회논문지
    • /
    • 제11권5호
    • /
    • pp.485-490
    • /
    • 2016
  • 모든 사물이 지능화되고 인터넷과 연결되는 IoT의 시대가 열리고 있다. IoT 생태계 구축과 활성화를 위해서는 개방형 IoT 서비스 플랫폼이 무엇보다도 중요하다. 본 논문에서는 개방형 IoT 서비스 플랫폼의 한 요소로서 오픈 소스 하드웨어와 대표적인 상용 클라우드 서비스인 AWS를 기반으로 하는 개방형 IoT 플랫폼을 개발하고 테스트베드를 구축하여 그 기능을 확인하였다.