1 |
C.H. Huang et al., ""Built-In Redundancy Analysis for Memory Yield Improvement,"" IEEE Trans. Reliab., vol. 52, no. 4, Dec. 2003, pp. 386-399
DOI
ScienceOn
|
2 |
M. Yang et al., ""A Novel BIRA Method with High Repair Efficiency and Small Hardware Overhead,"" ETRI J., vol. 31, no. 3, June 2009, pp. 339-341.
DOI
ScienceOn
|
3 |
T. Kawagoe et al., ""A Built-In Self-Repair Analyzer (CRESTA) for Embedded DRAMs,"" Proc. Int. Test Conf., Oct. 2000, pp. 567-574.
|
4 |
W. Jeong et al., ""A Fast Built-in Redundancy Analysis for Memories with Optimal Repair Rate Using a Line-Based Search Tree,"" IEEE Trans. Very Large Scale Integration, vol. 17, no. 12, Dec. 2009, pp. 1665-1678
DOI
|
5 |
S.Y. Kuo and W. Kent Fuchs, ""Efficient Spare Allocation for Reconfigurable Arrays,"" IEEE Des. Test, vol. 4, no. 1, 1987, pp. 24-31.
DOI
|