• Journal of Power Electronics
• /
• v.15 no.6
• /
• pp.1421-1428
• /
• 2015

The efficiency and reliability of the dual-buck inverter (DBI) were greatly improved by eliminating the shoot-through problem and optimally designing the freewheeling diode. The traditional DBI suffers from large harmonic components with low output voltage and large capacity output filter inductor. To overcome the aforementioned disadvantages, a modified DBI (MBDI) was proposed by adopting a quasi-resonant link and pulse density modulation (PDM). This paper first introduces the working principle of the MBDI and PDM, and then the selection principle of system parameters is presented. Finally, a mathematical model of the MBDIis built, and an experiment prototype is set up. Simulation and experimental results verify the correctness of the theoretical analysis and the feasibility of the scheme.

• Journal of Power Electronics
• /
• v.9 no.4
• /
• pp.517-525
• /
• 2009

42V electrical power systems are on their way to replacing the present l4V systems in automobiles and 42V/14V dual voltage systems have been proposed to provide backward compatibility with the existing components for the 14V systems. A synchronous buck/boost converter is an attractive topology for 42V/14V dual voltage systems since it offers the possibility of bi-directional operation without additional components. In this paper, transient currents generated during converter startup or changes in operation modes between buck and boost are analyzed and a cost effective solution to remove the transient currents is proposed. The validity of the proposed control strategy is investigated through simulation and experiment with bi-directional converters.

• Journal of Power Electronics
• /
• v.16 no.5
• /
• pp.1802-1812
• /
• 2016

Cross regulation is a key technical issue of single-inductor multiple-output (SIMO) DC-DC converters. This paper investigates the cross regulation in single-inductor dual-output (SIDO) Buck converters with continuous conduction mode (CCM) operation. The expressions of the DC voltage gain, control to the output transfer function, cross regulation transfer function, cross coupled transfer function and impedance transfer function of the converter are presented by the time averaging equivalent circuit approach. A small signal model of a SIDO CCM Buck converter is built to analyze this cross regulation. The laws of cross regulation with respect to various load conditions are investigated. Simulation and experiment results verify the theoretical analysis. This study will be helpful for converter design to reduce the cross regulation. In addition, a control strategy to reduce cross regulation is performed.

• Proceedings of the KIPE Conference
• /
• 2014.07a
• /
• pp.393-394
• /
• 2014

This paper proposes advanced RFB PCS for islanded environment. To accommodate islanded system, power conditioning needs voltage control authority changing. Dualbuck inverter topology is designed for the high efficiency. In order to reduce voltage error the repetitive controller is used in this paper. The control performance has been verified with computer simulation.

• Journal of IKEEE
• /
• v.18 no.4
• /
• pp.586-592
• /
• 2014

In this paper, high efficiency power management IC(PMIC) with DT-CMOS(Dynamic threshold voltage Complementary MOSFET) switching device is presented. PMIC is controlled PWM control method in order to have high power efficiency at high current level. The DT-CMOS switch with low on-resistance is designed to decrease conduction loss. The control parts in Buck converter, that is, PWM control circuit consist of a saw-tooth generator, a band-gap reference(BGR) circuit, an error amplifier, comparator circuit, compensation circuit, and control block. The saw-tooth generator is made to have 1.2MHz oscillation frequency and full range of output swing from supply voltage(3.3V) to ground. The comparator is designed with two stage OP amplifier. And the error amplifier has 70dB DC gain and $64^{\circ}$ phase margin. DC-DC converter, based on current mode PWM control circuits and low on-resistance switching device, achieved the high efficiency nearly 96% at 100mA output current. And Buck converter is designed along LDO in standby mode which fewer than 1mA for high efficiency. Also, this paper proposes two protection circuit in order to ensure the reliability.

• Journal of Power Electronics
• /
• v.14 no.6
• /
• pp.1217-1223
• /
• 2014

A novel half load-cycle worked dual input single output (DISO) DC/AC inverter is presented. The basic circuit consists of a dual buck regulator, which works in continuous current mode. The working principle of DISO DC/AC inverter has been used. The control method applied for half load-cycle worked DISO DC/AC inverter has been studied. The control effects of the open-loop proportional control and closed-loop proportional-integral control are compared by using PSIM software. The parameters are adopted in the realistic simulation and experiment test. Moreover, the waveforms, such as voltage of modulation reference signal and output voltage, were given. The simulation and experiment results proved that the half load-cycle worked DISO DC/AC inverter could achieve good performance, gain a line frequency of 50 Hz, and verify the correctness of theoretical analysis.

• 제어로봇시스템학회:학술대회논문집
• /
• 2002.10a
• /
• pp.74.4-74
• /
• 2002

$\textbullet$ Introduction $\textbullet$ Circuit modified $\textbullet$ Implement of the dual output converter $\textbullet$ Conclusions

• Proceedings of the KIPE Conference
• /
• 2018.11a
• /
• pp.203-204
• /
• 2018

Conventional buck-boost converter has the disadvantage that the output voltage is inverted. The single phase non-inverting buck-boost converter(SPNIBBC) used four swithes has H-bridge type Circuit. The output voltage is not inverted. The SPNIBBC can be controlled by the single carrier method and the dual carrier method according to the modulation method. In this paper, we have fabricated the converter and compared the efficiency according to the modulation method.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.67 no.4
• /
• pp.531-537
• /
• 2018

This paper propose a bidirectional dc-to-dc converter employing dual inductor for current ripple reduction. Conventional bidirectional dc-to-dc converter uses a single inductor for two different modes; boost and buck; therefore it is difficult to satisfy the optimized inductance value for each mode. To improve this problem, the proposed converter adds two switches, a diode, and one inductor. By proper switching of the additional switch, the proposed converter operates with a inductor in boost mode, but it works with dual inductor in buck mode. Hence in both modes the proposed bidirectional converter can be operated with optimized inductance values. Most of all the optimized inductance in buck mode can reduce the current ripple and its effective value(rms), which are directly related to the temperature increase resulted in short lifetime of battery. To verify the validity of the proposed approach, we first analyzes the operation of the proposed converter theoretically, and implement computer-aided simulations and experiments using a prototype.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.15 no.2
• /
• pp.292-300
• /
• 2015

This paper proposes a high-efficiency, dual-mode PWM / linear buck converter with a wide-input range. The proposed converter was designed with a mode selector that can change the operation between PWM / linear mode by sensing a load current. The proposed converter operates in a linear mode during a light load and in PWM mode during a heavy load condition in order to ensure high efficiency. In addition, the mode selector uses a bit counter and a transmission gate designed to protect from a malfunction due to noise or a time-delay. Also, in conditions between $-40^{\circ}C$ and $140^{\circ}C$, the converter has variations in temperature of $0.5mV/^{\circ}C$ in the PWM mode and of $0.24mV/^{\circ}C$ in the linear mode. Also, to prevent malfunction and breakdown of the IC due to static electricity, the reliability of IC was improved by embedding a self-produced 8 kV-class(Chip level) ESD protection circuit of a P-substrate Triggered SCR type with high robustness characteristics.