• Title/Summary/Keyword: Dual Core System

Search Result 94, Processing Time 0.023 seconds

A Secure and Efficient E-Medical Record System via Searchable Encryption in Public Platform

  • Xu, Lei;Xu, Chungen;Zhang, Xing
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.11 no.9
    • /
    • pp.4624-4640
    • /
    • 2017
  • This paper mainly presents a secure and efficient e-Medical Record System via searchable encryption scheme from asymmetric pairings, which could provide privacy data search and encrypt function for patients and doctors in public platform. The core technique of this system is an extension public key encryption system with keyword search, which the server could test whether or not the files stored in platform contain the keyword without leaking the information about the encrypted file. Compared with former e-medical record systems, the system proposed here has several superior features: (1)Users could search the data stored in cloud server contains some keywords without leaking anything about the origin data. (2) We apply asymmetric pairings to achieve shorter key size scheme in the standard model, and adopt the dual system encryption technique to reduce the scheme's secure problem to the hard Symmetric External Diffie-Hellman assumption, which could against the variety of attacks in the future complex network environment. (3) In the last of paper, we analyze the scheme's efficiency and point out that our scheme is more efficient and secure than some other classical searchable encryption models.

Inelastic behavior of RC shear wall and steel girder shear connection on reinforcement details (보강상세에 따른 RC 전단벽과 강재 보 전단접합부의 비탄성 거동)

  • Song, Han-Beom;Lee, Jung-Han;Yang, Won-Jik;Kang, Dae-Eon;Lee, Kyung-Hwun;Yi, Waon-Ho
    • Proceedings of the Korea Concrete Institute Conference
    • /
    • 2006.05a
    • /
    • pp.138-141
    • /
    • 2006
  • Shear wall-frame system is one of the most, if not the most, popular system for resisting lateral loads. The core is the primary lateral load-resisting systems, the perimeter frame is designed for gravity loads, and the connection between perimeter frame and core is generally a shear connection. Specially, single plate shear connection have gained considerable popularity in recent years due to their ease of fabrication and erection. Single plate shear connection should be designed to satisfy the dual criteria of shear strength and rotational ductility. An experimental program was undertaken to evaluate seismic behavior of single plate shear connection. The main test variable is the reinforcing detail of connection. Through the experimental program, the cyclic behavior of typical and reinforcing single plate shear connection was established.

  • PDF

Design of 32 bit Parallel Processor Core for High Energy Efficiency using Instruction-Levels Dynamic Voltage Scaling Technique

  • Yang, Yil-Suk;Roh, Tae-Moon;Yeo, Soon-Il;Kwon, Woo-H.;Kim, Jong-Dae
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.1
    • /
    • pp.1-7
    • /
    • 2009
  • This paper describes design of high energy efficiency 32 bit parallel processor core using instruction-levels data gating and dynamic voltage scaling (DVS) techniques. We present instruction-levels data gating technique. We can control activation and switching activity of the function units in the proposed data technique. We present instruction-levels DVS technique without using DC-DC converter and voltage scheduler controlled by the operation system. We can control powers of the function units in the proposed DVS technique. The proposed instruction-levels DVS technique has the simple architecture than complicated DVS which is DC-DC converter and voltage scheduler controlled by the operation system and a hardware implementation is very easy. But, the energy efficiency of the proposed instruction-levels DVS technique having dual-power supply is similar to the complicated DVS which is DC-DC converter and voltage scheduler controlled by the operation system. We simulate the circuit simulation for running test program using Spectra. We selected reduced power supply to 0.667 times of the supplied power supply. The energy efficiency of the proposed 32 bit parallel processor core using instruction-levels data gating and DVS techniques can improve about 88.4% than that of the 32 bit parallel processor core without using those. The designed high energy efficiency 32 bit parallel processor core can utilize as the coprocessor processing massive data at high speed.

Implementation and Performance Evaluation of Preempt-RT Based Multi-core Motion Controller for Industrial Robot (산업용 로봇 제어를 위한 Preempt-RT 기반 멀티코어 모션 제어기의 구현 및 성능 평가)

  • Kim, Ikhwan;Ahn, Hyosung;Kim, Taehyoun
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.12 no.1
    • /
    • pp.1-10
    • /
    • 2017
  • Recently, with the ever-increasing complexity of industrial robot systems, it has been greatly attention to adopt a multi-core based motion controller with high cost-performance ratio. In this paper, we propose a software architecture that aims to utilize the computing power of multi-core processors. The key concept of our architecture is to use shared memory for the interplay between threads running on separate processor cores. And then, we have integrated our proposed architecture with an industrial standard compliant IDE for automatic code generation of motion runtime. For the performance evaluation, we constructed a test-bed consisting of a motion controller with Preempt-RT Linux based dual-core industrial PC and a 3-axis industrial robot platform. The experimental results show that the actuation time difference between axes is 10 ns in average and bounded up to 689 ns under $1000{\mu}s$ control period, which can come up with real-time performance for industrial robot.

Optimized design of dual steel moment resisting system equipped with cross-anchored self-centering buckling restrained chevron brace

  • Khaneghah, Mohammadreza Ahadpour;Dehcheshmaeh, Esmaeil Mohammadi;Broujerdian, Vahid;Amiri, Gholamreza Ghodrati
    • Earthquakes and Structures
    • /
    • v.23 no.2
    • /
    • pp.139-150
    • /
    • 2022
  • In most self-center braces, decreasing residual deformation is possible only by increasing pretension force, which results in lower energy dissipation capacity. On the other hand, increasing energy dissipation capacity means higher values of residual deformation. The goal of this research was to find the best design for a self-centering buckling restrained brace (SC-BRB) system by balancing self-centering capability and energy dissipation. Three, six, and nine-story structures were investigated using OpenSees software and the TCL programming language to achieve this goal. For each height, 62 different SC-BRBs were considered using different values for the pretension force of cables, the area of the buckling restrained brace (BRB) core plate, and the yield stress of the core plate. The residual deformation and dissipated energy of all the models were calculated using nonlinear analyses after cyclic loading was applied. The optimum design for each height was determined among all the models and was compared to the structure equipped with the usual BRB. The residual deformation of the framed buildings was significantly reduced, according to the findings. Also the reduction of the energy dissipation was acceptable. The optimum design of SC-BRB in 6-story building has the most reduction percent in residual deformation, it can reduce residual deformation of building 83% while causing only a 57% of reduction in dissipated energy. The greatest reduction in residual deformation versus dissipated energy reduction was for the optimum SC-BRB design of 9-story building, results indicated that it can reduce residual deformation of building 69% while causing only a 42% of reduction in dissipated energy.

Design of a Multiphase Clock Generator for High Speed Serial Link (고속 시리얼 링크를 위한 다중 위상 클럭 발생기의 설계)

  • 조경선;김수원
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.277-280
    • /
    • 2001
  • The proposed clock generator lowers the operating frequency in a system core though it keeps data bandwidth high because it has a multiphase clocking architecture. Moreover. it has a dual loop which is comprised of an inner analog phase generation loop and outer digital phase control loop. It has both advantages of DLL's wide operating range and DLL's low jitter The proposed design has been demonstrated in terms of the concept and Hspice simulation. All circuits were designed using a 0.25${\mu}{\textrm}{m}$ CMOS process and simulated with 2.5 V power supply.

  • PDF

A Virtualized Kernel for Effective Memory Test (효과적인 메모리 테스트를 위한 가상화 저널)

  • Park, Hee-Kwon;Youn, Dea-Seok;Choi, Jong-Moo
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.34 no.12
    • /
    • pp.618-629
    • /
    • 2007
  • In this paper, we propose an effective memory test environment, called a virtualized kernel, for 64bit multi-core computing environments. The term of effectiveness means that we can test all of the physical memory space, even the memory space occupied by the kernel itself, without rebooting. To obtain this capability, our virtualized kernel provides four mechanisms. The first is direct accessing to physical memory both in kernel and user mode, which allows applying various test patterns to any place of physical memory. The second is making kernel virtualized so that we can run two or more kernel image at the different location of physical memory. The third is isolating memory space used by different instances of virtualized kernel. The final is kernel hibernation, which enables the context switch between kernels. We have implemented the proposed virtualized kernel by modifying the latest Linux kernel 2.6.18 running on Intel Xeon system that has two 64bit dual-core CPUs with hyper-threading technology and 2GB main memory. Experimental results have shown that the two instances of virtualized kernel run at the different location of physical memory and the kernel hibernation works well as we have designed. As the results, the every place of physical memory can be tested without rebooting.

Loosely Coupled Dual-Active-Bridge Converter (무선전력전송을 이용한 Dual-Active-Bridge Converter)

  • Lee, Jaehong;Lee, Seung-Hwan;Kim, Sungmin;Kim, Myung-Yong
    • Proceedings of the KIPE Conference
    • /
    • 2019.07a
    • /
    • pp.6-7
    • /
    • 2019
  • 본 논문에서는 양방향 전력 전송을 가능케 해주는 Dual-active-bridge (DAB) 컨버터에서, 고주파 변압기 대신 무선 전력 전송 코일을 이용한 시스템을 제안한다. 기존의 DAB 컨버터에서 주로 사용되는 고주파 변압기는 Core-type 또는 shell-type으로 만들어지며, 1차 측 권선과 2차 측 권선이 자기적으로 강하게 결합되어 높은 전력 전달 효율을 가지도록 만든다. 이런 DAB 컨버터를 직/병렬 연결해 MV-DC to LV-DC로 변환하는 반도체 변압기 등을 구성할 때, 1차 측 권선과 2차 측 권선 사이에는 절연 문제와 1차 측 스위치 회로와 2차 측 스위치 회로, 그리고 고주파 변압기가 각각 따로 절연해야 하는 문제점이 있다. 본 논문에서 제안하는 DAB 컨버터는 1차 측과 2차 측이 수 cm 이격되어 있어 1차 측과 2차 측 사이의 자기적 결합이 굉장히 약하다. 따라서 1차 측과 2차 측 코일을 커패시터로 공진시켜 전력을 전달하는 무선전력전송(Loosely Coupled Inductive Wireless Power Transfer)을 이용한다. 무선전력전송의 공진 topology는 Parallel-Series로 선택했고, impedance transformation 회로를 추가했다.

  • PDF

Performance Assessment of the Dual-Throat Nozzle Thrust Vector Control in a 3D Rectangular Nozzle (3D 직사각형 노즐에서 이중 스 로트 노즐 스러스트 벡터 제어의 성능 평가)

  • Wu, Kexin;Kim, Tae Ho;Kim, Heuy Dong
    • Journal of the Korean Society of Propulsion Engineers
    • /
    • v.24 no.4
    • /
    • pp.12-24
    • /
    • 2020
  • The dual-throat nozzle is an extremely effective method in the thrust vectoring control field, utilizing another convergent section to connect with the divergent part of the conventional convergent-divergent nozzle. In the present research, the numerical simulation is conducted to investigate the effects of the injection angle on thrust vectoring performance in a 3D supersonic nozzle. Five injection angles are discussed and core performance variations are analyzed, including the deflection angle, injected mass flow ratio, system resultant thrust ratio, efficiency, Mach number contour and streamline on the symmetry plane, and Mach number contours at different slices. Meaningful conclusions are offered for fighter jet designers.

Controlled Release of Three Nutrients from Dual-layered Coated Compact Pellets (이중 코팅된 압착 펠렛으로부터 3종 영양소의 방출 제어)

  • Piao, Zong-Zhu;Lee, Eung-Seok;Choi, Yun-Jaie;Lee, Beom-Jin
    • Journal of Pharmaceutical Investigation
    • /
    • v.38 no.3
    • /
    • pp.177-182
    • /
    • 2008
  • The purposes of this study were to prepare dual-layered coated compact pellets containing three nutrients Glucose, Chromium picolinate, Vitamin C) for rumen bypass. The core compact pellets were prepared by an extrusionspheronization method and then double layered coated with pH independent EC (ethyl cellulose) and pH-dependent polymers ($Eudragit^{(R)}$ E100) using a fluid-bed spray coater. Depending on the coating levels of EC and $Eudragit^{(R)}$ E100, release profiles were variable in simulated rumen (pH 6.8) and abomasums (pH 2.0) fluid using USP apparatus I (basket method). When compact pellets were coated with EC (about 10% level in inner layer) and then $Eudragit^{(R)}$ E100 (20% level in outer layer) in a dual-layered manner, rumen-bypass delivery resisting rumen fluid followed by release in abomasums fluid could possible. The friability was also satisfactory based on chewing behavior of ruminants. The dual-layered coated compact pellets showed smooth surface and distinct inner/outer layers using scanning electron microscopy (SEM). The current rumen bypass delivery system can be also applicable to deliver other nutrients in ruminants.