• Title/Summary/Keyword: Digital channel amplifier

Search Result 93, Processing Time 0.018 seconds

Implementation of a Linearized Power Amplifier using a Adaptive Digital Predistorter (적응 디지틀 전치왜곡기를 이용한 선형화된 전력증폭기의 구현)

  • 류봉렬;정창규;김남수;박한규
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.12
    • /
    • pp.9-15
    • /
    • 1994
  • In this paper, the linearized power amplifier using digital adaptive predistorter is implemented in order to restrict spectral spreading and adjacent channel interference. The linearized systems is composed of a DSP56001 processor that executes predistortion in baseband. 90.deg. phase shifter, power splitter/combiner, quadrature modulator/demodulator of 360MHz band, and nonlinear amplifier. A ${\pi}$/4-shift QPSK is used to modulate digital random signals. As the quantized power of baseband signal and the output of amplifier are fed to the predistorter, and predistorting values are calculated using an adaptive algorithm. In the experiment, a peak to sidelobe ratio of the linearized amplifier is improved up to 15dB in comparison with conventional nonlinear amplifier, which means that the distortion of transmitted signal is decreased and adjacent channel interference was reduced.

  • PDF

Design of an S/PDIF 7.1-Channel Digital Amplifier for Home Theater Speakers (홈시어터 스피커를 위한 S/PDIF 7.1 채널 디지털 앰프의 구현)

  • Kwon, Oh-Kyun;Song, Moon-Vin;Jun, Kye-Suk;Chung, Yun-Mo
    • The Journal of the Acoustical Society of Korea
    • /
    • v.26 no.5
    • /
    • pp.188-193
    • /
    • 2007
  • In general, analog amplifiers for 5.1 or more channels have been used to configure home theater systems. In order to make high-performance systems, it is desirable to process audio signals in digital techniques in consideration of output and efficiency of speakers. Especially we need 7.1-channel system to separate audio signals efficiently. In this paper we implemented the architecture of S/PDIF 7.1-channel digital amplifier for home theater systems. The amplifier shows good performance with less loss of original sounds because of both strong characteristics against noises and direct processing of input data.

The Design of High Cain Channel Amplifier for Terrestial Repeater of Digital Satellite Broadcasting (디지털 위성방송 지상 리피터용 고 이득 채널 증폭기 설계)

  • 이강훈;이영철
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.7 no.3
    • /
    • pp.485-491
    • /
    • 2003
  • In this paper, We designed the multi-stage amplifier having high gain/low noise characteristics for terrestial repeater of direct digital satellite broadcasting system. In the design the amplifier, we optimized the parameters to have the stable operation between gain, noise figure and stability. The first stage of amplifier can be specified low noise impedance matching, 2nd stage to 5th stage show constant gain and stable operation and final stage of amplifier shows high gain impedance matching. As a result of experiment at the frequency of digital satellite terrestial, show 68dB gain under 2,4dB noise figure and 63dB dynamic range in the 11.7GHz-12.7GHz frequency range, it is a good agreement of communication channel amplifier requirements for satellite terrestial repeater.

Implementation and Evaluation of the 100 Watt High Power Amplifier for Broadband Digital TV Repeater (광대역 디지털TV 중계기용 100 Watt 고출력증폭기의 구현 및 특성 측정에 관한 연구)

  • Sung, Jeon-Joong
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.31 no.5
    • /
    • pp.575-582
    • /
    • 2007
  • In this paper, a 100 Watt high power amplifier has been implemented and performed evaluation, which is operating at UHF band ($470\;{\sim}\;806\;MHz$) for Digital TV repeater. To achieve increase of bandwidth and high power capability, 3-way power combiner and divider of Wilkinson type was adopted. In order to measure the fabricated 100 Watt power amplifier, the estimation technique function which makes equivalent mask was used. As a result of the measurement, the existence of pilot signal is confirmed and the signal transmitted at the rated output power 100 Watt is brought out the flat feature through 6 MHz bandwidth. and it resulted that its value was less than -47 dB at the edge of radiation channel and less than -110 dB at more than 6 MHz position from channel edge.

Study on the EMC analysis and test results of the digital channel amplifier considering space Environment (우주환경을 고려한 디지털채널증폭기의 전자파적합성 분석 및 시험 결과에 대한 고찰)

  • Hong, Sang-Pyo;Jin, Byeong-Il;Jin, Bong-Cheol;Seo, Hak-Keum
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.41 no.9
    • /
    • pp.755-760
    • /
    • 2013
  • The electromagnetic compatibility and its effects, and the system design considerations in space environment are studied in this paper using Multipator. The system level EMC test results of digital channel amplifier(DCAMP), its affects upon the H/W improving methods regarding its over exceed value of EMC specification are discussed. These analysis values and test results can be used as the criteria for the selection of EMC requirements and of the MILSATCOM system design.

A Implementation of the Linearized Channel Amplifier for Flight Model at Ku-Band (비행모델을 위한 Ku-Band 선형화 채널증폭기 구현)

  • Hong, Sang-Pyo;Lee, Kun-Joon;Jang, Jae-Woong
    • Journal of Satellite, Information and Communications
    • /
    • v.3 no.1
    • /
    • pp.1-7
    • /
    • 2008
  • This Paper studied the design and measured results of a flight model for Ku-Band Linearized Channel Amplifier (LCAMP) for communication satellite onboard system. All MMICs, i.e. Variable Gain Amplifier (VGA), Variable Voltage Attenuator (VVA) with analog/digital attenuator, Branch line Hybrid Coupler and Detector for Pre-distorter are fabricated using Thin-Film Hybrid process. The performance of the fabricated module is verified through Radio Frequency circuit simulations and electrical function test in space environment for flight model at 12.25 to 12.75 GHz.

  • PDF

Study on the improved efficiency of Microwave linear Power amplifier (마이크로파대용 선형 전력증폭기의 효율개선에 관한 연구)

  • Boo, Jong-Bae;Kim, Kab-Ki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.11
    • /
    • pp.1934-1939
    • /
    • 2006
  • Current digital communication system is selecting very various digital Modulation way. Need linear power amplifier necessarily to reduce interference for contiguity channel maximum in this communication system and at the same time, power amplifier of high efficiency is required. In this paper Compare with result of equilibrium power amplifier that design Doherty power amplifier of way that linearity and efficiency are improved at the same time through simulation optimization techniques and at the same time design through simulation, efficiency 20% linearity showed 10dB that is improved.

Look-up Table type Digital Pre-distorter for Linearization Power Amplifier with Non-linearity and Memory Effect (전력증폭기의 비선형 특성과 Memory Effect를 보상하기 위한 Look-up Table 방식의 Digital Pre-distorter)

  • Choi, Hong-Min;Kim, Wang-Rae;Lyu, Jae-Woo;Ahn, Kwang-Eun
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2008.08a
    • /
    • pp.218-222
    • /
    • 2008
  • RF power amplifier requires linearization in order to reduce adjacent channel interference. And most of the existing linearization algorithms assume that a PA has memory-less nonlinearity. But for the wider bandwidth signal, the memory effect of PA cannot be ignored. This paper investigates digital pre-distortion by use of a memory polynomial model which compensates for amplifier nonlinearity and memory effect. The look-up table based implementation scheme is used to reduce the computational complexity of the pre-distortion block. The linearization performance is demonstrated on wideband CDMA signal and class AB high power amplifier.

  • PDF

FImplementation of RF Controller based on Digital System for TRS Repeater (TRS 중계기용 디지털기반 RF 제어 시스템의 구현)

  • Seo, Young-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.7
    • /
    • pp.1289-1295
    • /
    • 2007
  • In this paper, we implemented high-performance concurrent control system which manages whole RF systems with digital type and communicates with remote station on both wire and wireless networking. It consists of FPGA (Field Programmable Gate Array) part which controls forward/reverse LPA (Linear Power Amplifier), forward/reverse LNA (Low Noise Amplifier), channel cut wire/wireless TCP/IP, etc, master microprocessor (AVR), which manages the whole control system, Slave microprocessor which communicates SA (Spectrum Analyzer) and observes frequency spectrum of each channel with the resolution of 5KHz, 10 channel card microprocessor which independently observes each channel card and sets frequency synthesizer in channel cut and other peripherals and logics. The whole system is divided to two parts of H/W (hardware) and S/W (software) considering operational efficiency and concurrency, and implementation and cost. H/W consists of FPGA and microprocessor. We expected the optimized operation through H/W and SW co-design and hybrid H/W architecture.

A dual-path high linear amplifier for carrier aggregation

  • Kang, Dong-Woo;Choi, Jang-Hong
    • ETRI Journal
    • /
    • v.42 no.5
    • /
    • pp.773-780
    • /
    • 2020
  • A 40 nm complementary metal oxide semiconductor carrier-aggregated drive amplifier with high linearity is presented for sub-GHz Internet of Things applications. The proposed drive amplifier consists of two high linear amplifiers, which are composed of five differential cascode cells. Carrier aggregation can be achieved by switching on both the driver amplifiers simultaneously and combining the two independent signals in the current mode. The common gate bias of the cascode cells is selected to maximize the output 1 dB compression point (P1dB) to support high-linear wideband applications, and is used for the local supply voltage of digital circuitry for gain control. The proposed circuit achieved an output P1dB of 10.7 dBm with over 22.8 dBm of output 3rd-order intercept point up to 0.9 GHz and demonstrated a 55 dBc adjacent channel leakage ratio (ACLR) for the 802.11af with -5 dBm channel power. To the best of our knowledge, this is the first demonstration of the wideband carrier-aggregated drive amplifier that achieves the highest ACLR performance.