• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1991년도 하계학술대회 논문집
• /
• pp.861-865
• /
• 1991

Sigma delta modulation has been the preferred technique for oversampling conversion. In this paper we present the basic principles of oversampled sigma-delta Converters. Basic operation and theory behind sigma-delta modulation is reviewed. The different structures of the sigma-delta converters are described and the concepts of designing modulators and digital filters are discussed. The latest designs are also reviewed.

• ETRI Journal
• /
• 제31권4호
• /
• pp.393-398
• /
• 2009

The operation of a first-order 2-bit adaptive sigma-delta modulation system is described and discussed in this paper. The system operation is based on the combination of both "memory" and "look-ahead" estimation in the employed step-size adaptation algorithm of the basic quantizer. In comparison to simple systems and other adaptive sigma-delta systems, computer simulation results show that these features of the described system are responsible for the high SNR values and the extended dynamic range achieved for AC signals as well as the noise power reduction of almost 10 dB and the complete elimination of the idle tones for DC signals. However, such an advantageous performance requires the least possible multiplicative error accumulation, and this cannot be achieved without analog circuits of the highest possible accuracy.

• 전력전자학회논문지
• /
• 제14권1호
• /
• pp.54-61
• /
• 2009

본 논문에서는 강압형 DC-DC 컨버터의 성능 개선을 위한 스위칭 기법인 2차 SDSDM (Space Dithered Sigma Delta Modulation)방식을 제안한다. PWM (Pulse Width Modulation) 방식은 일정 스위칭 주파수 대역에서의 고조파로 인해 소음, 전자파 장애, 스위칭 손실 등을 유발한다. 이러한 문제를 해결하기 위한 DSDM 방식의 일종인 1차 SDSDM은 랜덤 디더(Random Dither) 발생기가 1차 SDM의 양자화기(quatizer) 입력단에 위치하여 스위칭 주파수가 분산된다. 강압형 DC/DC 컨버터에 제안하는 2차 SDSDM의 방식을 적용한 실험 결과를 통해 타당성을 검증한다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 하계종합학술대회 논문집(5)
• /
• pp.81-84
• /
• 2000

This paper proposes a new sigma delta modulator structure based on a LMS(Least Mean Square) algorithm that minimizes the quantization noise. The proposed architecture provides 40dB SNR improvement and 35dB wider dynamic range over conventional sigma delta modulation. The proposed architecture provides superior performance especially when the input signal is small.

• ETRI Journal
• /
• 제30권3호
• /
• pp.377-382
• /
• 2008

A novel power amplifier for a polar transmitter is proposed to achieve better spectral performance for a wideband envelope signal. In the proposed scheme, 2-bit sigma-delta (${\Sigma}{\Delta}$) modulation of the envelope signal is introduced, and the power amplifier configuration is modified in a binary form to accommodate the 2-bit digitized envelope signals. The 2-bit ${\Sigma}{\Delta}$ modulator lowers the noise of the envelope signal by fine quantization and thus enhances the spectral property of the RF signal. The Ptolemy simulation results of the proposed structure show that the spectral noise is reduced by 10 dB in a full transmit band of the EDGE system. The dynamic range is also enhanced. Since the performance is improved without increasing the over-sampling ratio, this technique is best suited for wireless communication with high data rates.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 하계학술대회 논문집 B
• /
• pp.1321-1323
• /
• 2000

Sigma-delta modulation can perform A/D conversion with a high-resolution. It is useful for simplifing the system and spreading out inband signal noise. When the sigma-delta modulation is applied to a switching converter, it can suppress the harmonic frequencies of output signal and be realized with a simple structure. In this paper, some methods of sigma-delta modulation are discussed so as to find the suitable structure for a switching converter. Noise characteristics are calculated and analyzed through simulations.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2004년도 추계학술대회 논문집 Vol.17
• /
• pp.57-60
• /
• 2004

This paper presents multibit Sigma-Delta ADC using Leslie-Singh Structure to Improve nonlinearity of feedback loop. 4-bit flash ADC for multibit Quantization in Sigma Delta modulator offers the following advantages such as lower quantization noise, more accurate white-noise level and more stability over single quantization. For the feedback paths consisting of DAC, the DAC element should have a high matching requirement in order to maintain the linearity performance which can be obtained by the modulator with a multibit quantizer. Thus a Sigma-Delta ADC usually adds the dynamic element matching digital circuit within feedback loop. It occurs complexity of Sigma-Delta Circuit and increase of power dissipation. In this paper using the Leslie-Singh Structure for improving nonliearity of ADC. This structure operate at low oversampling ratio but is difficult to achieve high resolution. So in this paper propose improving loop filter for single-bit feedback multi-bit quantization Sigma-Delta ADC. It obtained 94.3dB signal to noise ratio over 615kHz bandwidth, and 62mW power dissipation at a sampling frequency of 19.6MHz. This Sigma Delta ADC is fabricated in 0.25um CMOS technology with 2.5V supply voltage.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2002년도 전력전자학술대회 논문집
• /
• pp.494-497
• /
• 2002

Conducted electromagnetic interference (EMI) from switch mode power supplies (SMPS) has become a major problem due to the proliferation of these devices employing dc-dc converters using standard pulse width modulation (PWM). In this paper, we proposed the sigma-delta modulation $({\sum}{\Delta}M)$ as an alternative switching technique to reduce the conducted EMI in SMPS. A comparative investigation on conducted EMI generated by PWM and ${\sum}{\Delta}M$ techniques are experimentally performed on a 300W Boost converter.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2004년도 하계학술대회 논문집 Vol.5 No.2
• /
• pp.1222-1225
• /
• 2004

This paper presents multibit Sigma-Delta ADC using noise-shaped dynamic element matching(DEM). 5-bit flash ADC for multibit quantization in Sigma Delta modulator offers the following advantages such as lower quantization noise, more accurate white-noise level and more stability over single quantization. For the feedback paths consisting of DAC, the DAC element should have a high matching requirement in order to maintain the linearity performance which can be obtained by the modulator with a multibit quantizer. The DEM algorithm is implemented in such a way as to minimize additional delay within the feedback loop of the modulator Using this algorithm, distortion spectra from DAC linearity errors are shaped. Sigma Delta ADC achieves 82dB signal to noise ratio over 615H7z bandwidth, and 62mW power dissipation at a sampling frequency of 19.6MHz. This Sigma Delta ADC is designed to use 0.25um CMOS technology with 2.5V supply voltage and verified by HSPICE simulation.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제50권10호
• /
• pp.513-519
• /
• 2001

This paper proposed a random sigma-delta modulator(RSDM), which is constructed by a 1st order sigma-delta modulator(SDM) and a simple structured random binary generator(RBG). The 1st order SDM produces a switching pulse waveform which has the same low-frequency component as the reference input, while the RBG spreads the distribution of the number of sampling per switching cycle, and thus disperses the spectrum spikes in the output. The relationship between the harmonic spectra and the number of sampling per switching cycle is studied through computer simulations, and the frequency spectra of the RSDM are confirmed in an experimental setup.