• Korean Journal of Materials Research
• /
• v.9 no.1
• /
• pp.104-107
• /
• 1999

We investigated the effects of cooling condition on deep levels and iron precipitate formation in iron-contaminated p-type silicon by DLTS(Deep Level Transient Spectroscopy) and preferential etching technique. Dependency of cooling condition on Bulk Micro-Defect (BMD) and four different iron-related deep traps were observed. For normal cooling condition, T1, T2, T3, T4 traps that related to Fe\ulcorner or Fe-O complex were obtained. However, the trap with activation energy, 0.4 eV was observed for slow cooling condition. The trap caused by the $\textrm{Fe}^{+}\textrm{}^{-}$ pair (H4:0.56eV) were detected only at the case of $\textrm{LN}_{2}$ quenching condition.

• Journal of IKEEE
• /
• v.26 no.2
• /
• pp.306-312
• /
• 2022

We investigated electrical properties and deep level traps in 4H-SiC merged PiN Schottky (MPS) diodes with different barrier heights by different PN ratios and metallization annealing temperatures. The barrier heights of MPS diodes were obtained in IV and CV characteristics. The leakage current increased with the lowering barrier height, resulting in 10 times larger current. Additionally, the deep level traps (Z_1/2 and RD_1/2) were revealed by deep level transient spectroscopy (DLTS) measurement in four MPS diodes. Based on DLTS results, the trap energy levels were found to be shallow level by 22~28% with lower barrier height It could confirm the dependence of the defect level and concentration determined by DLTS on the Schottky barrier height and may lead to incorrect results regarding deep level trap parameters with small barrier heights.

• Journal of the Semiconductor & Display Technology
• /
• v.21 no.2
• /
• pp.123-126
• /
• 2022

We investigated deep levels in n-type 4H-SiC epitaxy layer of the Positive-Intrinsic-Negative diode and Schottky barrier diodes by using deep level transient spectroscopy. Despite the excellent performance of 4H-SiC, research on various deep level defects still requires a lot of research to improve device performance. In Positive-Intrinsic-Negative diode, two defects of 196K and 628K are observed more than Schottky barrier diode. This is related to the action of impurity atoms infiltrating or occupying the 4H-SiC lattice in the ion implantation process. The I-V characteristics of the Positive-Intrinsic-Negative diode shows about ~100 times lower the leakage current level than Schottky barrier diode due to the grid structures in Positive-Intrinsic-Negative. As a result of comparing the capacitance of devices diode and Schottky barrier diode devices, it can be seen that the capacitance value lowered if it exists the P implantation regions from C-V characteristics.

• Journal of IKEEE
• /
• v.26 no.1
• /
• pp.50-55
• /
• 2022

SiC is a power semiconductor with a wide bandgap, high insulation failure strength, and thermal conductivity, but many deep-level defects. Defects that appear in SiC can be divided into two categories, defects that appear in physical properties and interface traps that appear at interfaces. In this paper, Z_1/2 trap concentration 0 ~ 9×10¹⁴ cm^-3 reported at room temperature (300 K) is applied to SiC substrates and epi layer to investigate turn-on characteristics. As the trap concentration increased, the current density, Shockley-read-Hall (SRH), and Auger recombination decreased, and Ron increased by about 550% from 0.004 to 0.022 mohm.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07a
• /
• pp.150-153
• /
• 2004

본 논문에서는 780 nm 고출력 레이저 다이오드의 신뢰성을 향상시키기 위하여 DLTS(deep level transient spectroscopy)을 이용하여 MOCVD(metalorganic chemical vapor deposition) 성장 조건 변화에 따른 $Al_{0.48}Ga_{0.52}As$와 $Al_{0.1}Ga_{0.9}As$ 물질에서의 깊은준위(deep level)의 거동을 조사하였다. DLTS 측정결과, MOCVD로 성장된 막에서만 나타나는 결함(defect)으로 추정되는 trap A(0.3 eV), DX center로 알려진 trap B, 갈륨(Ga) vacancy와 산소(O2) 원자의 복합체(complex)에 의한 결함인 trap D(0.6 eV) 및 EL2 라고 불리우는 trap E(0.9 eV)의 네 가지 깊은준위들이 관측되었고, 성장 조건의 변화에 따라 깊은 준위들의 농도가 감소하는 것을 관측함으로써 최적 성장 조건을 찾을 수 있었다.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.02a
• /
• pp.421-422
• /
• 2013

Recently, ZnO has received attentionbecause of its applications in optoelectronics and spintronics. In order to investigate deep level defects in ZnO, we used N-doped ZnO with various of the N-doping concentration. which are reference samples (undoped ZnO), 27%, 49%, and 88%-doped ZnO. Photoinduced current transient spectroscopy (PICTS) measurement was carried out to find deep level traps in high resistive ZnO:N. In reference ZnO sample, a deep trap was found to located at 0.31 (as denoted as the CO trap) eV below conduction band edge. And the CN1 and CN2 traps were located at 0.09, at 0.17 eV below conduction band edge, respectively. In the case of both annealed samples at 200 and $300^{\circ}C$, the defect density of the CO trap increases and then decreases with an increase of N-doping concentration. On the other hands, the density of CN traps has little change according to an increase of N-doping concentration in the annealed sample at $300^{\circ}C$. According to the result of PICTS measurement for different N-doping concentration, we suggest that the CO trap could be controled by N-doping and the CN traps be stabilized by thermal annealing at $300^{\circ}C$.

• Journal of the Korean Physical Society
• /
• v.73 no.12
• /
• pp.1879-1883
• /
• 2018

We analyzed the deep-trap states of GaN/InGaN ultraviolet light-emitting diodes (UV LEDs) before and after electrical stress. After electrical stress, the light output power dropped by 5.5%, and the forward leakage current was increased. The optical degradation mechanism could be explained based on the space-charge-limited conduction (SCLC) theory. Specifically, for the reference UV LED (before stress), two sets of deep-level states which were located 0.26 and 0.52 eV below the conduction band edge were present, one with a density of $2.41{\times}10^{16}$ and the other with a density of $3.91{\times}10^{16}cm^{-3}$. However, after maximum electrical stress, three sets of deep-level states, with respective densities of $1.82{\times}10^{16}$, $2.32{\times}10^{16}cm^{-3}$, $5.31{\times}10^{16}cm^{-3}$ were found to locate at 0.21, 0.24, and 0.50 eV below the conduction band. This finding shows that the SCLC theory is useful for understanding the degradation mechanism associated with defect generation in UV LEDs.

• Electrical & Electronic Materials
• /
• v.7 no.4
• /
• pp.312-316
• /
• 1994

In this study, ln$_{1-x}$ Ga$_{x}$P alloy crystal which has different compositions were grown by the temperature gradient solution(TGS) method, and the properties of deep levels were measured in the temperature range of 9OK-450K. We find the four deep levels of E$_{1}$, E$_{2}$(248meV), E$_{3}$(386meV) and E$_{4}$(618meV) in GaP, which has composition of Ga in In$_{1-x}$ Ga$_{x}$P is one, and the trap densities of E$_{3}$ and E4 levels were 7.5*10$^{14}$ cm$^{-3}$ and 9*10$^{14}$ cm$^{-3}$ , respectively. A broad deep level spectra was revealed in In$_{1-x}$ Ga$_{x}$P whose composition of Ga, x, were 0.56 and 0.83, and the activation energy and trap densities were about 430meV and 6*10$^{14}$ cm$^{-3}$ , respectively.ectively.

• Korean Journal of Materials Research
• /
• v.34 no.2
• /
• pp.111-115
• /
• 2024

Silicon carbide (SiC) has emerged as a promising material for next-generation power semiconductor materials, due to its high thermal conductivity and high critical electric field (~3 MV/cm) with a wide bandgap of 3.3 eV. This permits SiC devices to operate at lower on-resistance and higher breakdown voltage. However, to improve device performance, advanced research is still needed to reduce point defects in the SiC epitaxial layer. This work investigated the electrical characteristics and defect properties using DLTS analysis. Four deep level defects generated by the implantation process and during epitaxial layer growth were detected. Trap parameters such as energy level, capture-cross section, trap density were obtained from an Arrhenius plot. To investigate the impact of defects on the device, a 2D TCAD simulation was conducted using the same device structure, and the extracted defect parameters were added to confirm electrical characteristics. The degradation of device performance such as an increase in on-resistance by adding trap parameters was confirmed.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.25 no.11
• /
• pp.1294-1303
• /
• 1988

Electron and hole traps in semi-insulating GaAs with activation energies ({\Delta}E_r) ranging from 0.16 $\pm$ 0.01 to 0.98 $\pm$ 0.01 eV, have been detected and characterized by photo-induced current transient measurements. SI undoped GaAs has fewer deep levels than SI GaAs: Cr. The thermal capture cross section and density of the traps have been estimated and some of the centers have been related to native defects. In particular, the activation energy of the compensating Cr, and "0" levels in semi-insulating GaAs were accurately measured. The transient measurements were complemented by Hall measurements at T > 300K and photocurrent spectra measurements. The transition energies for the deep compensating levels obtained by the analyses of data from these measurements, when compared with those from the transient measurements, indicate negligible lattice-coupling of these centers. Analysis of the transport data also indicates that neutral impurity scattering plays a significant role in semi-insulating materials at high temperatures.