• 전기학회논문지P
• /
• 제60권2호
• /
• pp.94-98
• /
• 2011

Electrolytic power capacitors today form essential components for virtually any power electronic system such as DC/DC converter or UPS. Frequently, electrolytic capacitors for DC link voltage smoothing are the key components which determine the life cycle of the whole unit and often are responsible for converter breakdown failures. In this paper, ethernet-based remote diagnosis system for DC voltage smoothing capacitor using DSP control board is developed. To estimate the status of the capacitor, the equivalent series resistor(ESR) of the component has to be determined. The ESR detection scheme is based on the determination of the capacitor ripple power losses calculated from DC link voltage/current measurement. Experimental results show the veridity and reliability of the proposed ethernet-based remote on-line capacitor diagnosis system.

• 대한전자공학회논문지SD
• /
• 제42권2호
• /
• pp.1-8
• /
• 2005

System-on-glass를 위해 poly-Si TFT로 면적이 작으면서도 리플전압을 최소화한 DC-DC 전압 변환회로를 개발하였다. 전압 변환회로는 전하 펌핑 회로, 문턱전압 변화를 보상한 비교기, 오실레이터, 버퍼, 다중 위상 클럭을 만들기 위한 지연 회로로 구성된다. 제안한 다중 위상 클럭킹을 적용함으로써 클럭 주파수 또는 필터링 캐패시터의 증가 없이도 낮은 출력 리플전압을 얻음으로써 DC-DC 변환기의 면적을 최소화 하였다. 제안한 DC-DC 변환회로를 제작하여 측정한 결과 $R_{out}=100k\Omega,\;C_{out}=100pF$, 그리고 $f_{clk}=1MHz$에서 Dickson 구조와 기존의 cross-coupled 구조에서의 리플전압은 각각 590mv와 215mv인 반면 4-위상 클럭킹을 적용한 구조에서는 123mV이다. 그리고 50mV의 리플전압을 가지기 위해 필요한 필터링 캐패시터의 크기는 $I_{out}=100uA$와 $f_{clk}=1MHz$에서 Dickson 구조와 기존의 cross-coupled 구조에서는 각각 1029pF와 575pF인 반면 4-위상과 6-위상 클럭킹을 적용한 구조에서는 단지 290pF와 157pF만이 각각 요구된다. 구조별 효율로는 Dickson 구조의 전하 펌프에서는 $59\%$, 기존의 cross-coupled 구조와 본 논문에서 제안한 4-위상을 적용한 cross-coupled 구조의 전하 펌프에서는 $65.7\%$와 $65.3\%$의 효율을 각각 가진다.

• Journal of Power Electronics
• /
• 제19권6호
• /
• pp.1366-1379
• /
• 2019

High-gain DC/DC converters have become one of the key technologies for the grid-connected operation of new energy power generation, and its research provides a significant impetus for the rapid development of new energy power generation. Inspired by the transformer effect and the ripple-suppressed ability of a coupled inductor, a double-coupled inductor high gain DC/DC converter with a ripple absorption circuit is proposed in this paper. By integrating the diode-capacitor voltage multiplying unit into the quadratic Boost converter and assembling the independent inductor into the magnetic core of structure coupled inductors, the adjustable range of the voltage gain can be effectively extended and the limit on duty ratio can be avoided. In addition, the volume of the magnetic element can be reduced. Very small ripples of input current can be obtained by the ripple absorption circuit, which is composed of an auxiliary inductor and a capacitor. The leakage inductance loss can be recovered to the load in a switching period, and the switching-off voltage spikes caused by leakage inductance can be suppressed by absorption in the diode-capacitor voltage multiplying unit. On the basis of the theoretical analysis, the feasibility of the proposed converter is verified by test results obtained by simulations and an experimental prototype.

• 전력전자학회논문지
• /
• 제2권2호
• /
• pp.29-34
• /
• 1997

본 논문에서는 단상 PWM 컨버터의 입력전류 제어계와 출력전압 제어계의 안정한 PI 이득을 설계하고 DSP를 이용하여 순시 제어기를 구현한다. DC link 전압 제어기는 연속영역에서 설계하여도 무방하나 입력전류 제어계는 이산화 영향을 무시할 수 없으므로 입력전류 제어계를 연산 시간을 고려하여 이산 영역에서 전달 함수를 구하여 설계한다. 또한 리플전압 추정 루틴을 통하여 실제 커패시터의 정전용량을 알아내는 알고리듬을 제시하고 이 알고리듬에 의하여 DC link 정전 용량을 과도상태에서도 추정해 낼수 있음을 보인다. 실험에 의하여 입력역률 99%와 부하급변시 전압 변동률 $\pm$5% 이하의 결과를 얻었다.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• 제2B권3호
• /
• pp.81-89
• /
• 2002

The sensorless AC motor drive is a popular topic of study due to the cost and reliability of speed and position sensors. Most sensorless algorithms are based on the mathematical modeling of motors including electrical variables such as phase current and voltage. Therefore, the accuracy of such variables largely affects the performance of the sensorless AC motor drive. However, the output voltage of the SVPWM-VSI, which is widely used in sensorless AC motor drives, has considerable errors. In particular, the SVPWM-VSI is error-prone in the low speed range because the constant DC link voltage causes poor resolution in a low output voltage command and the output voltage is distorted due to dead time and voltage drop. This paper investigates a novel high-performance strategy for overcoming these problems in a sensorless ac motor drive. In this paper, a variation of the DC link voltage and a direct compensation for dead time and voltage drop are proposed. The variable DC link voltage leads to an improved resolution of the inverter output voltage, especially in the motor's low speed range. The direct compensation for dead time and voltage drop directly calculates the duration of the switching voltage vector without the modification of the reference voltage and needs no additional circuits. In addition, the proposed strategy reduces a current ripple, which deteriorates the accuracy of a monitored current and causes torque ripple and additional loss. Simulation and experimentation have been performed to verify the proposed strategy.

• 조명전기설비학회논문지
• /
• 제29권8호
• /
• pp.55-62
• /
• 2015

This paper deals with a switching method to minimize the current ripple component of 3-phase interleaved bidirectional DC-DC converter for charging and discharging of the battery. The characteristics of the output current ripple in 3-phase and 2-phase operation modes according to the variation of battery voltage is analyzed and a phase conversion method for minimizing the magnitude of the current ripple is proposed. The proposed method can extend the light load range because the switching frequency is lower than that of a 3-phase operating system. Simulation and experimental results show the usefulness of the proposed method.

• Journal of Power Electronics
• /
• 제19권3호
• /
• pp.665-675
• /
• 2019

Renewable energy based on photovoltaic systems is beginning to play an important role to supply power to remote areas all over the world. Owing to the lower output voltage of photovoltaic arrays, high gain DC-DC converters with a high efficiency are required in practice. This paper presents a novel interleaved DC-DC boost converter with a high voltage gain, where the input terminal is interlaced in parallel and the output terminal is staggered in series (IPOSB). The IPOSB configuration can reduce input current ripples because two inductors are interlaced in parallel. The double output capacitors are charged in staggered parallel and discharged in series for the load. Therefore, IPOSB can attain a high step-up conversion and a lower output voltage ripple. In addtion, the output voltage can be automatically divided by two capacitors, without the need for extra sharing control methods. At the same time, the voltage stress of the power devices is lowered. The inrush current problem of capacitors is restrained by the inductor when compared with high gain converters with a switching-capacitor structure. The working principle and steady-state characteristics of the converter are analyzed in detail. The correctness of the theoretical analysis is verified by experimental results.

• 조명전기설비학회논문지
• /
• 제27권4호
• /
• pp.8-15
• /
• 2013

This paper proposes a DC-link voltage variation compensation method for a 3-level single phase converter for high-speed trains. Since 3-level NPC(Neutral Point Clamped) type converters have the split DC-link causing the inherent problem of voltage fluctuations in the upper and lower capacitors, reducing the voltage difference between the top and bottom capacitors is required. In this paper, compensation time proportional to the voltage difference is added to PWM switching time to solve the voltage variation. The compensation time is obtained by a PI controller. Simulation results demonstrate the validity of the proposed method.

• 전기학회논문지
• /
• 제58권9호
• /
• pp.1741-1749
• /
• 2009

It is very important to maintain the balanced output voltage waveforms under the unbalanced DC-link voltages in the four-switch three-phase inverter(FSTPI). In this paper, the improvement of output voltage waveforms is proposed with the aid of DC-link voltage ripple estimation. The proposed method can be implemented without the additional voltage sensor. The proposed method applied to the permanent magnet synchronous motor (PMSM) is simulated and experimented in order to verify its feasibility.

• 산업기술연구
• /
• 제24권A호
• /
• pp.109-117
• /
• 2004

This paper presents a current control strategy to reduce torque ripple of Brushless DC Motor in commutation period with PWM pattern. The torque ripple is mainly caused by the inequality in the rate of change between rising current and decaying one during commutation. And also it is influenced by the shape of real back EMF. Therefore, in the proposed control strategy, considering real back EMF a compensation voltage is generated to equalize the rate of change in these commutating currents. And then, by providing the compensation voltage in commutation period with PWM pattern, the torque ripple can be reduced. The simulation and experimental results verify that the proposed method can reduce the torque and the current ripples significantly.