1 |
R. Jacob Baker, Harry W. Li, and David E. Boyce, 'CMOS Circuit Design, Layout, and Simulation', IEEE Press, pp. 685-703, 1998
|
2 |
M. Bazes, 'Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers', IEEE Journal of solid-state Circuits, Vol. 26, No. 2, pp. 165-168, February 1991
DOI
ScienceOn
|
3 |
Pierre Favrat, et al., 'A High-Efficiency CMOS Voltage Doubler', IEEE Journal of Solid-State circuits, VOL. 33, No. 3, March 1998
DOI
ScienceOn
|
4 |
Toru Tanzawa and Shigeru Atsumi, 'Optimization of Word-Line Booster Circuits for Low-Voltage Flash Memories', IEEE Journal of Solid-State Circuits, VOL. 34, No. 8. August 1999
DOI
ScienceOn
|
5 |
유창식, 김대준, 이균렬, 'System-on-Glass를 위한 poly-Si TFT 아날로그 회로', 한국정보디스플레이학회지, 제 5권, 제 1호, 2004년 2월
|
6 |
John F. Dickson, 'On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique', IEEE Journal of solid-state circuits, VOL. SC-11, NO. 3, June 1976
DOI
|