• Journal of the Optical Society of Korea
• /
• v.14 no.3
• /
• pp.240-244
• /
• 2010

In this work, we used PWM sampling for demodulation of a fiber-optic interferometric current transformer. The interference signal from a fiber-optic CT is sampled with PWM triggers that produce a 90-degree phase difference between two consecutively sampled signals. The current-induced phase is extracted by applying an arctangent demodulation and a phase unwrapping algorithm to the sampled signals. From experiments using the proposed demodulation, we obtained phase measurement accuracy and a linearity error, in AC current measurements, of ~2.35 mrad and 0.18%, respectively. The accuracy of the proposed method was compared with that of a lock-in amplifier demodulation, which showed only 0.36% difference. To compare the birefringence effects of different fiber-optic sensor coils, a flint glass fiber and a standard single-mode fiber were used under the same conditions. The flint glass fiber coil with a Faraday rotator mirror showed the best performance. Because of the simple hardware structure and signal processing, the proposed demodulation would be suitable for low-cost over-current monitoring in high voltage power systems.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.17 no.4
• /
• pp.569-574
• /
• 2007

최근 많은 광대역 유무선 통신 응용분야에서 OFDM(Orthogonal Frequency Division Multiplexing) 방식을 표준기술로 채택하고 있다. OFDM 방식의 고속 무선 데이터 통신을 위한 FFT 프로세서는 일반적으로 DSP(Digital Signal Processing)로 구현되었으나, 큰 전력 소비를 필요로 한다. 따라서, OFDM 통신방식의 단점인 전력문제를 보완하기 위해서 전류모드 FFT LSI가 제안되었고, 저소비전력 전류모드 FFT LSI를 동작시키기 위해서는 전류모드를 전압모드로 바꾸는 VIC(Voltage to Current Converter) 그리고 다시 전류모드를 전압모드로 바꾸어 주는 IVC(Current to Voltage Converter)가 필요하다. 그러나, OP-AMP로 구현되는 종래의 IVC는 회로규모가 크고, 전력소비가 크며, LSI 내에 크고 정확한 높은 저항을 필요로 한다. 또한 전류모드신호처리에서 많이 이용되는 Current Mirror 회로 등의 출력단자로부터 전류신호를 입력받은 경우, 입력단자간의 전위차가 발생하며, DC offset 전류가 발생하는 등의 문제점을 갖는다. 따라서 본 연구에서는 저전력 동작이 가능하고, 향후, single chip 응용이 가능한 IVC를 $0.35{\mu}m$ 공정에서 설계함으로서, $0.35{\mu}m$ 공정에서의 전류모드 FFT LSI의 전압모드 출력이 가능해졌다 설계된 IVC는 FFT LSI의 출력이 디지털신호로 환산한 ${\pm}1$인 점을 감안하여, 전류모드 FFT LSI의 출력이 $13.65{\mu}A$ 이상일 때에 3.0V의 전압을 출력하고, FFT LSI의 출력이 $0.15{\mu}A$ 이하일 때에 0.5V 이하의 전압을 출력하도록 하였으며, IVC의 총 소비전력은 약 1.65mV이하로 평가되었다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.4
• /
• pp.146-153
• /
• 2008

In this paper, a integrated phase-locked loop(PLL) as a clock multiphase generator for a high speed serial link is designed. The designed PLL keeps the same bandwidth and damping factor by using programmable current mirror in the whole operation frequency range. Also, the close-loop transfer function and VCO's phase-noise transfer function of the designed PLL are obtained with circuit netlists. The self impedance on board-mounted chip is calculated according to sizes and positions of decoupling capacitors. Especially, the detailed self-impedance analysis is carried out between frequency ranges represented the maximum gain in the close-loop transfer function and the maximum gain in the VCO's phase noise transfer function. We shows PLL's jitter characteristics by decoupling capacitor's sizes and positions from this result. The designed PLL has the wide operating range of 0.4GHz to 2GHz in operating voltage of 1.8V and it is designed 0.18-um CMOS process. The reference clock is 100MHz and PLL power consumption is 17.28mW in 1.2GHz.

• The Journal of the Convergence on Culture Technology
• /
• v.6 no.4
• /
• pp.727-732
• /
• 2020

In this paper, when a refractive index grating and a gain grating were simultaneously present in a DFB laser having a wavelength of 1.55 ㎛, a dielectric film coating was applied so that reflection did not occur on the right mirror surface, so that 𝜌_r=0. In case of δL > 0, the threshold gain and the beam distribution in the longitudinal direction and the radiated power ratio P_l/P_r of the oscillation mode were compared for the cases of the phase of 𝜌_l=π and π/2. If the phase of 𝜌_l=π, in order to obtain a low threshold current and high frequency stability, κL should be greater than 8. In the case of the phase of 𝜌_l= π/2, when κL is larger than 4.0, the oscillation gain starts to be lower than when the phase of 𝜌_l=π. In order to lower the threshold current of a oscillation mode and enhance the frequency stability, κL should be greater than 8.

• Journal of Software Assessment and Valuation
• /
• v.15 no.1
• /
• pp.71-78
• /
• 2019

Lasers for optical broadband communication systems should have excellent frequency selectivity and modal stability. DFB lasers have low lasing frequency shift during high speed current modulation. In this paper, we have developed a simulation software and analysed beam profiles of a lasing mode in longitudinal direction of an 1.55um DFB laser with two mirrors and without anti-reflection coatings, that have both an index- and gain-gratings. As the phases of the index and gain gratings on the mirror faces are varied, the beam profiles |R(z)| and |S(z)| of the lasing mode with the emitted power ratio P_l/p_r are analysed and examined. In order to reduce the threshold current of a lasing mode and enhance the frequency stability, κL should be greater than 8, regardless of the grating phases on the mirror faces.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.12
• /
• pp.82-90
• /
• 2011

A novel class AB current subtracter(CS) and its application to Norton amplifier(NA) for low-power current-mode signal processing are designed. The CS is composed of a translinear cell, two current mirrors, and two common-emitter(CB) amplifiers. The principle of the current subtraction is that the difference of two input current applied translinear cell get from the current mirror, and then the current amplify through CB amplifier with ${\beta}$ times. The NA is consisted of the CS and wideband voltage buffer. The simulation results show that the CS has current input impedance of $20{\Omega}$, current gain of 50, and current input range of $i_{IN1}$ > $i_{IN2}{\geq}4I_B$. The NA has unit gain frequency of 312 MHz, transresistance of 130 dB, and power dissipation of 4mW at ${\pm}2.5V$ supply voltage.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.9
• /
• pp.31-39
• /
• 2011

In this paper, we propose a signal readout system with small area and low power consumption for CNT sensor arrays. The proposed system consists of signal readout circuitry, a digital controller, and UART I/O. The key components of the signal readout circuitry are 64 transimpedance amplifiers (TIA) and SAR-ADC with 11-bit resolution. The TIA adopts an active input current mirror (AICM) for voltage biasing and current amplification of a sensor. The proposed architecture can reduce area and power without sampling rate degradation because the 64 TIAs share a variable gain amplifier (VGA) which needs large area and high power due to resistive feedback. In addition, the SAR-ADC is designed for low power with modified algorithm where the operation of the lower bits can be skipped according to an input voltage level. The operation of ADC is controlled by a digital controller based on UART protocol. The data of ADC can be monitored on a computer terminal. The signal readout circuitry was designed with 0.13${\mu}m$ CMOS technology. It occupies the area of 0.173 $mm^2$ and consumes 77.06${\mu}W$ at the conversion rate of 640 samples/s. According to measurement, the linearity error is under 5.3% in the input sensing current range of 10nA - 10${\mu}A$. The UART I/O and the digital controller were designed with 0.18${\mu}m$ CMOS technology and their area is 0.251 $mm^2$.

• The Bulletin of The Korean Astronomical Society
• /
• v.38 no.1
• /
• pp.67.2-67.2
• /
• 2013

The GMT project is in its final stage of Design Development Phase in 2013, moving toward the Construction Phase planned to begin on Jan. 1st, 2014. In this contribution, we present the current status and progress of the GMT project including selection of the first generation instruments, development of primary mirror segments, site preparation, and science case revision along with plans for 2013 when the preparation of construction phase will be made.

• Proceedings of the KSMRM Conference
• /
• 2002.11a
• /
• pp.76-76
• /
• 2002

Purpose： The purpose of this study is to optimize the configuration of body RF coil composed of 4 planar subcoils for low field open MRI. Method： Our low field RE coil is composed of 4 subcoils assumed to be located at both the bottom and top sides of permanent magnet. Each subcoils has 3 main strips. The coil system has mirror inversion symmetry. First, the currents on the strips are obtained by inductance calculation and circuit analysis, Second, all the strips are divided into line strip elements across the strips, the self Inductances of line strip elements and the mutual inductances among the line strip elements are calculated, and current distributions of strip are obtained by circuit analysis, where each strip is considered as parallel combination of line strip elements. Finally all the line strip elements are segmented, magnetic field has been calculated by pseudo electric dipole radiation method, where the current elements are regarded as pseudo electric dipole radiation sources. We have performed above procedures for various configurations of RE coil. The field homogeneity is calculated in the 25 cm DSV.

• Korean Journal of Optics and Photonics
• /
• v.12 no.5
• /
• pp.382-388
• /
• 2001

KITSAT-3, launched at May 26 1999, has an earth observation optical payload named MEIS (Multi-spectral Earth Imaging System). The MEIS is a Managin mirror telescope of aperture size of 95mm, and it images the ground with the ground sampling distance of 13.8m over 48km at the altitude of 720km using three different observations bands. This paper first presents the design and then the optics, relating results of manufacturing, integration and test. Finally it briefly discusses the current status of MEIS operation.