1 |
John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, and Manjusha Shankaradas, "Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 11, pp. 1795-1803, NOVEMBER 2003
DOI
ScienceOn
|
2 |
Istvan Novak, "Lossy Power Distribution Networks With Thin Dielectric Layers and/or ThinConductiveLayers" IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 23, NO. 3, pp. 353-360, AUGUST 2000
DOI
ScienceOn
|
3 |
Mozhgan Mansuri, Dean Liu, and Chih-Kong Ken Yang, "Fast Frequency Acquisition Phase-Frequency Detectors for GSamples/s Phase-Locked Loops" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 10, pp. 1331-1334, OCTOBER 2002
DOI
ScienceOn
|
4 |
Jae-Shin Lee, Min-Sun Keel, Shin-Il Lim and Suki Kim, "Charge pump with perfect current matching characteristics in phase-locked loops" ELECTRONICS LETTERS, VOL. 36, NO. 23, pp. 1907-1908, 9th November 2000
DOI
ScienceOn
|
5 |
Mozhgan Mansuri and Chih-Kong Ken Yang, "Jitter Optimization Based on Phase-Locked Loop Design Parameters" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 11, pp. 1375-1382, NOVEMBER 2002
DOI
ScienceOn
|
6 |
Pavan Kumar Hanumolu, Merrick Brownlee, Kartikeya Mayaram and Un-Ku Moon, "Analysis of Charge-Pump Phase-Locked Loops" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I; REGULAR PAPERS, VOL. 51, NO. 9, pp. 1665-1674, SEPTEMBER 2004
DOI
ScienceOn
|
7 |
위재경, "고속 메모리 모듈에서 칩 간의 파워커플링에 위한 파워 잡음 분석" 전자공학회논문지, 제41권 D편, 제10호, 31-39쪽, 2004년 10월
|
8 |
Sungjoon Kim, Kyeongho Lee, Yongsam Moon, Deog-Kyoon Jeong, Yunho Choi and Hyung Kyu Lim, "A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 5, pp. 691-700, MAY 1997
DOI
ScienceOn
|