• Title/Summary/Keyword: Compensation Circuit

Search Result 442, Processing Time 0.04 seconds

Design of Temperature Compensation Circuit to Compensate Temperature Characteristics of VCO (VCO의 온도 특성 보상을 위한 온도 보상 회로의 설계)

  • Kim, Byung-Chul;Huang, Gui-Hua;Cho, Kyung-Rae;Lee, Jae-Buom
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.3
    • /
    • pp.223-228
    • /
    • 2010
  • In this paper, temperature compensation circuit for the X-band voltage controlled oscillator(VCO) is presented by using the temperature sensor with the OP-AMP circuit. The frequency drifting by the temperature could be compensated by applying the tuning voltage which include the linearly changing output voltage of the temperature sensor. As a result, the frequency variation is reduced to 6.6~4.4 MHzfrom the 71~73 MHz variation with the compensation circuit over -30~+$60^{\circ}C$ range, when VCO is operated in the frequency range of 9.95~10.05 GHz.

Study on Optimized Scheme of Reactive Power Compensation for Low Short-Circuit-Ratio HVDC System (저단락비 HVDC 시스템에서웨 무효편력수급 최적 방안 연구)

  • Baek Seung-Taek;Han Byung-Moon;Oh Sea-Seung;Jang Gil-Soo
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.54 no.9
    • /
    • pp.434-440
    • /
    • 2005
  • This paper describes an optimized Scheme of reactive-power compensation for the low short-circuit-ratio AC system interconnected with the HVDC system. An HVDC system interconnected with tile low SCR AC system is vulnerable to the ac voltage variation, which brings about the commutation failure of the converter. This problem can be solved using optimized compensation of reactive power. In this study, a benchmark system for HVDC system interconnected with low SCR AC system is derived using PSS/E simulation. Then an optimized srheme for reactive power compensation was derived using integer programming. The feasibility of proposed scheme was analyzed through silnulations with PSS/E and PSCAD/EMTDC. The proposed scheme can compensate the reactive power accurately and minimize the number of switching for harmonic filters and shunt reactors.

Phase-Locked Loop with Leakage and Power/Ground Noise Compensation in 32nm Technology

  • Kim, Kyung-Ki;Kim, Yong-Bin;Lee, Young-Jun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.7 no.4
    • /
    • pp.241-246
    • /
    • 2007
  • This paper presents two novel compensation circuits for leakage current and power supply noise (PSN) in phase locked loop (PLL) using a nanometer CMOS technology. The leakage compensation circuit reduces the leakage current of the charge pump circuit and the PSN compensation circuit decreases the effect of power supply variation on the output frequency of VCO. The PLL design is based on a 32nm predictive CMOS technology and uses a 0.9 V power supply voltage. The simulation results show that the proposed PLL achieves 88% jitter reduction at 440 MHz output frequency compared to the PLL without leakage compensator and its output frequency drift is little to 20% power supply voltage variations. The PLL has an output frequency range of 40 $M{\sim}725$ MHz with a multiplication range of 1-1023, and the RMS and peak-to-peak jitter are 5psec and 42.7 psec, respectively.

A 10-bit D/A Converter with a Self Compensation Circuit (오차보정기능을 갖는 10비트 D/A 변환기)

  • Kim, Ook;Yang, Jung-Wook;Kim, Min-Kyu;Kim, Suk-Ki;Kim, Won-Chan
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.6
    • /
    • pp.98-106
    • /
    • 1994
  • To realize high accuracy and high speed we developed a new self compensation scheme and applied it to a 10-bit D/A converter. This circuit can compensate the device mismatch without interrupting the D/A converter operation. With the compensation circuit,INA decreased down to 0.22LSB from 0.47LSB. The device was fabricated using a 0.8$\mu$m CMOS process. The area of the D/A converter core is 3.2mm$^{2}$ and the area of the compensation part is 0.64mm$^{2}$.

  • PDF

A New Automatic Compensation Circuit for Low Noise Amplifiers (저잡음 증폭기를 위한 새로운 자동 보상 회로)

  • Ryu, Jee-Youl;Deboma, Gilbert D.;Noh, Seok-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.1
    • /
    • pp.995-998
    • /
    • 2005
  • This paper proposes a new SoC (System-on-Chip)-based automatic compensation circuit (ACC) for 5GHz low noise amplifier (LNA). This circuit is extremely useful for today's RF IC (Radio Frequency Integrated Circuit) devices in a complete RF transceiver environment. The circuit contains RF BIST (Built-ln Self-Test) circuit, Capacitor Mirror Banks (CMB) and digital processing unit (DPU). The ACC automatically adjusts performance of 5GHz LNA by the processor in the SoC transceiver when the LNA goes out of the normal range of operation.

  • PDF

Design of an Embedded RC Oscillator With the Temperature Compensation Circuit (온도 보상기능을 갖는 내장형RC OSCILLATOR 설계)

  • 김성식;조경록
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.4
    • /
    • pp.42-50
    • /
    • 2003
  • This paper presents an embedded RC oscillator which has temperature compensation circuits. The conventional RC oscillator has frequency deviation about 15%, which is caused by variation of resistors and the reference voltage of schmitt trigger from the temperature condition. In this paper, the proposed circuit use a CMOS bandgap reference having balanced current temperature coefficients as a triggering voltage of schmitt trigger. The constant current sources consist of current mirror circuit with the positive and negative temperature coefficient. The proposed circuit shows less 3% frequency deviation for variation of temperature, supply voltage and process parameters.

A 2-stage CMOS operational amplifier with temperature compensation function for sensor signal processing (센서 신호 처리를 위한 온도 보상 기능을 가진 2단 CMOS 연산 증폭기)

  • Ha, Sang-Min;Seo, Sang-Ho;Shin, Jang-Kyoo
    • Journal of Sensor Science and Technology
    • /
    • v.18 no.4
    • /
    • pp.280-285
    • /
    • 2009
  • In this paper, we designed a 2-stage CMOS operational amplifier with temperature compensation function using 2-poly 4-metal 0.35 $\mu$m standard CMOS technology. Using two bias circuits, the positive temperature coefficient(PTC) and the negative temperature coefficient(NTC) of the bias circuit are canceled out each other. When reference current circuit is simulated that it has a temperature coefficient of -150 ppm/$^{\circ}C$ with a temperature change from 0 $^{\circ}C$ to 120 $^{\circ}C$. Also the proposed circuit has a temperature coefficient of -0.011 dB/$^{\circ}C$ of DC open loop gain with the same temperature range.

Pixel Circuit with Threshold Voltage Compensation using a-IGZO TFT for AMOLED

  • Lee, Jae Pyo;Hwang, Jun Young;Bae, Byung Seong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.5
    • /
    • pp.594-600
    • /
    • 2014
  • A threshold voltage compensation pixel circuit was developed for active-matrix organic light emitting diodes (AMOLEDs) using amorphous indium-gallium-zinc-oxide thin-film transistors (a-IGZO-TFTs). Oxide TFTs are n-channel TFTs; therefore, we developed a circuit for the n-channel TFT characteristics. The proposed pixel circuit was verified and proved by circuit analysis and circuit simulations. The proposed circuit was able to compensate for the threshold voltage variations of the drive TFT in AMOLEDs. The error rate of the OLED current for a threshold voltage change of 3 V was as low as 1.5%.

Design of the Resonant Converter with a Double Sided LCC Compensation Circuit for Wireless Charger. (양면 LCC 보상 회로를 가진 무선 전력 충전기용 공진 컨버터의 설계)

  • Vu, Van-Binh;Tran, Duc-Hung;Choi, Woojin
    • Proceedings of the KIPE Conference
    • /
    • 2015.07a
    • /
    • pp.321-322
    • /
    • 2015
  • The aim of this paper is to propose a design method for the double-sided LCC compensation circuit for 6.6kW electric vehicle (EVs) wireless charger. The analysis and comparison with several compensation topologies such as SS, SP, PS, PP and the hybrid LCC compensation is presented. It has been found that the hybrid LCC compensation has superior performance in comparison with other topologies. The design procedure for the EV charger is presented and the PSIM simulation results are provided.

  • PDF

A New Automatic Compensation Network for System-on-Chip Transceivers

  • Ryu, Jee-Youl;Noh, Seok-Ho
    • ETRI Journal
    • /
    • v.29 no.3
    • /
    • pp.371-380
    • /
    • 2007
  • This paper proposes a new automatic compensation network (ACN) for a system-on-chip (SoC) transceiver. We built a 5 GHz low noise amplifier (LNA) with an on-chip ACN using 0.18 ${\mu}m$ SiGe technology. This network is extremely useful for today's radio frequency (RF) integrated circuit devices in a complete RF transceiver environment. The network comprises an RF design-for-testability (DFT) circuit, capacitor mirror banks, and a digital signal processor. The RF DFT circuit consists of a test amplifier and RF peak detectors. The RF DFT circuit helps the network to provide DC output voltages, which makes the compensation network automatic. The proposed technique utilizes output DC voltage measurements and these measured values are translated into the LNA specifications such as input impedance, gain, and noise figure using the developed mathematical equations. The ACN automatically adjusts the performance of the 5 GHz LNA with the processor in the SoC transceiver when the LNA goes out of the normal range of operation. The ACN compensates abnormal operation due to unusual thermal variation or unusual process variation. The ACN is simple, inexpensive and suitable for a complete RF transceiver environment.

  • PDF