1 |
Xiaolue Lai, and et al., 'Fast, accurate prediction of PLL jitter induced by power grid noise', IEEE CICC 2004, pp. 121-124,2004
|
2 |
Reuven Holzer, 'A 1V CMOS PLL Designed in High-Leakage CMOS process Operating at 10700MHz', IEEE International Solid State Circuits Conference, Vol. 2, pp. 220-482, Feb. 2002
|
3 |
She Lin, and Norman Chang, 'Challenges in PowerGround Integrity', IEEE ICCAD 2001, pp. 651-654,2001
|
4 |
Shouli Yan, and Edgar Sanchez-Sinencio, 'Low Voltage Analog Circuit Design Techniques: A Tutorial', IEICE Trans. Analog Integrated Circuits and Systems, vol. E00-A, No.2, Feb. 2000
|
5 |
Koichiro Ishibashi, Tetsuya Fujimoto, and et al., 'Low-Voltage and Low-Power Logic, memory, and Analog Circuit Techniques for SoCs Using 90 nm Technologyand Beyond',IEICE Trans. Electron., Vol. E89-C, No.3, Mar. 2006
|
6 |
Payam Heydari, and Massoud Pedram, 'JitterInduced Power/Ground Noise in CMOS PLLs: A Design Perspective', Proceedings ofthe international Conference on Computer Design: VLSI in Computers & Processors (ICCD'01), pp. 209-213, 2001
|
7 |
Anne-Johan Annema, Bram Nauta, et al., 'Analog Circuits in Ultra-Deep-Submicron CMOS', IEEE Journal ofSolid-State Circuits, Vol. 40, No.1, Jan. 2005
|
8 |
Anantha Chandrakasan, William J. Bowhill, and Frank Fox, 'Design of High-Performance Microprocessor Circuits', IEEE Press, 2000
|