DOI QR코드

DOI QR Code

센서 신호 처리를 위한 온도 보상 기능을 가진 2단 CMOS 연산 증폭기

A 2-stage CMOS operational amplifier with temperature compensation function for sensor signal processing

  • 하상민 (경북대학교 전자전기컴퓨터학부) ;
  • 서상호 (경북대학교 전자전기컴퓨터학부) ;
  • 신장규 (경북대학교 전자전기컴퓨터학부)
  • Ha, Sang-Min (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Seo, Sang-Ho (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Shin, Jang-Kyoo (School of Electrical Engineering and Computer Science, Kyungpook National University)
  • 발행 : 2009.07.31

초록

In this paper, we designed a 2-stage CMOS operational amplifier with temperature compensation function using 2-poly 4-metal 0.35 $\mu$m standard CMOS technology. Using two bias circuits, the positive temperature coefficient(PTC) and the negative temperature coefficient(NTC) of the bias circuit are canceled out each other. When reference current circuit is simulated that it has a temperature coefficient of -150 ppm/$^{\circ}C$ with a temperature change from 0 $^{\circ}C$ to 120 $^{\circ}C$. Also the proposed circuit has a temperature coefficient of -0.011 dB/$^{\circ}C$ of DC open loop gain with the same temperature range.

키워드

참고문헌

  1. K. Ishibashi, K. Sasaki, and H. Toyoshima, 'A voltage down converter with submicroampere standby current for low-power static RAMs', IEEE J. Solid-State Circuits, vol. 27, Issue 6, pp. 920-926, 1992 https://doi.org/10.1109/4.135336
  2. S. Jou and T. Chen, 'On-chip voltagedown converter for low-power digital system', IEEE Trans. Circuits and Systems II: Express Briefs, vol. 45, Issue 5, pp. 617-625, 1998 https://doi.org/10.1109/82.673644
  3. W. Namgoong et al., 'A high-efficiency variablevoltage CMOS dynamic DC-DC switching regulator', Inter. Solid State Circuits Conference Dig., pp.308-381, Feb. 1997
  4. Y. Deval, S.G. Ducouret, and J.P. Dom, 'Ratiometric temperature stable current reference', Electronics Letters, vol. 29, no. 14, pp. 1284-1285, 1993 https://doi.org/10.1049/el:19930857
  5. Chen J and Shi B, '1V CMOS current reference with 50 ppm/oC temperature coefficient', Electronics Letters, 2003, vol. 39, no. 2, pp. 209-210, 2003 https://doi.org/10.1049/el:20030163
  6. D.A. Badillo, '1.5 V CMOS current reference with extended temperature operating range', Inter. Sympo. Circuits and Systems, vol. 3, pp. 197-200, 2002
  7. Y. Deval, J. Tomas, and J.B. Begueret, '1-volt ratiometric temperature stable current reference', Inter. Sympo. Circuits and Systems, pp. 1984-1987, 1997
  8. J. H. Park, J. H. Kim, M. H. Lee, and J. K. Shin 'Design of a vision chip for edge detection with an elimination with an elimination function of output offest due to MOSFET mismatch', J. Kor. Sensors Soc., vol. 11, pp. 255-262, 2002 https://doi.org/10.5369/JSST.2002.11.5.255
  9. J. H. Park, J. H. Kim, S. H Suh and J. K. Shin, and M. H. Lee, 'Vision chip for edge and motion detection with a function of output offset cancellation', J. Kor. Sensors Soc., vol. 13, pp. 188-194, 2004 https://doi.org/10.5369/JSST.2004.13.3.188
  10. Dai, Y. Comer, D.T., and Petrie, C.S. 'Threshold voltage based CMOS voltage reference', IEEE Proceedings Circuits Devices Systems, vol. 151, pp. 58-62, 2004 https://doi.org/10.1049/ip-cds:20040217
  11. H. J. Oguey and B. Gerber, 'MOS voltage reference based on polysilicon gate work function difference', IEEE J. Solid State Circuits, vol. SC-15, no. 3, pp. 264-269, 1980
  12. P. R. Gray and R. G. Meyer, 'Analysis and Design of Analog Integrated Circuits', John Wiley & Sons, New York, pp. 808-850, 1993
  13. D. P. Laude and J. D. Beason, '5 V temperature regulated voltage reference', IEEE J. Solid-State Circuits, vol. sc-15, pp. 1070-1076, 1980
  14. J. Sim, H. Yoon, K. Chun, H. Lee, S. Hong, K. Lee, J. Yoo, D. Seo, and S. Cho, 'A 1.8 V 128 Mb mobile DRAM with double boosting pump, hybrid current sense amplifier, and dual-referenced adjustment scheme for temperature sensor', IEEE J. Solid-State Circuits, vol. 38, Issue 4, pp. 631-640, 2003 https://doi.org/10.1109/JSSC.2003.809514
  15. 박홍준, CMOS 아날로그 집적회로 설계, 시그마프레스, 1999

피인용 문헌

  1. Design of the low noise CMOS LDO regulator for a low power capacitivesensor interface vol.19, pp.1, 2010, https://doi.org/10.5369/JSST.2010.19.1.025