• 전기전자학회논문지
• /
• 제19권2호
• /
• pp.265-270
• /
• 2015

본 논문에서는 높은 홀딩 전압을 갖는 SCR(silicon-controlled rectifier)기반 양 방향성 ESD 보호회로를 제안하였다. 일반적인 ESD 보호회로와 달리 양방향의 ESD Stress mode의 방전경로를 제공하며 높은 홀딩전압으로 latch-up면역 특성을 갖어 효과적인 ESD보호를 제공한다. 또한, 높은 홀딩전압을 위한 설계변수인 Gate Length와 N+bridge Length의 길이 변화에 따른 시뮬레이션을 Synopsys사의 TCAD 시뮬레이터를 사용하여 확인 하였다. 시뮬레이션 결과 2.1V에서 6.5V까지 홀딩 전압의 증가로 latch-up 면역 특성을 개선 하였으며, 기존 SCR보다 6.5V의 낮은 트리거 전압특성을 갖고 있어 제안된 ESD 보호 회로는 5V 이상의 공급전압을 갖는 application에 적용 가능하다.

• 한국전자통신학회논문지
• /
• 제10권5호
• /
• pp.587-592
• /
• 2015

LED의 사용이 증가됨에 따라, LED 디스플레이의 저전력 설계에 대한 요구가 증가하고 있다. 본 논문에서는 디지털 신호로 제어하는 정전류원 회로에 단열회로 동작을 유도하는 전원소스 공급을 통하여, 저전력화가 가능한 LED 컨트롤러부를 설계하였다. 설계한 회로는 0.35um CMOS Process로 구현하였으며 회로의 선형 동작을 확인하였다. 시뮬레이션 결과 기존의 LED 컨트롤러부에 대비하여 약 82% 소비전력 절감효과를 확인하였다. 본 연구는 LED 디스플레이 동작의 발열 대책 및 저전력화에 유용할 것으로 기대된다.

• 전기학회논문지
• /
• 제58권7호
• /
• pp.1349-1355
• /
• 2009

This paper is studied on a novel power factor correction (PFC) AC-DC converter of high efficiency by soft switching technique. The input current waveform in the proposed converter is got to be a sinusoidal form composed of many a discontinuous pulse in proportion to the magnitude of a ac input voltage under the constant switching frequency. Therefore, the input power factor is nearly unity and the control method is simple. The proposed converter adding an electric isolation operates with a discontinuous current mode (DCM) of the reactor in order to obtain some merits of simpler control, such as fixed switching frequency, without synchronization control circuit used in continuous current mode (CCM). To achieve the soft switching (ZCS or ZVS) of control devices, the converter is constructed with a new loss-less snubber for a partial resonant circuit. It is that the switching losses are very low and the efficiency of the converter is high, Particularly, the stored energy in a loss-less snubber capacitor recovers into input side and increases input current from a resonant operation. The result is that the input power factor of the proposed converter is higher than that of a conventional PFC converter. This paper deals mainly with the circuit operations, theoretical, simulated and experimental results of the proposed PFC AC-DC converter in comparison with a conventional PFC AC-DC converter.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2003년도 International Meeting on Information Display
• /
• pp.11-14
• /
• 2003

A silicon based OELD driving circuit that has a new type of column driving method is proposed to reduce the driving circuit area. In comparison with the conventional method, latches in each column are removed and one DAC (digital-to-analog converter) drives several column lines. To make the DAC operate during a specific period for the low power consumption, a simple DESG (DAC Enable Signal Generator) circuit was devised and confirmed by the simulation.

• Journal of Computing Science and Engineering
• /
• 제2권4호
• /
• pp.321-338
• /
• 2008

This paper presents a Modified Multiple Depth First Search algorithm for the exploration of the indoor environments occupied with obstacles in random distribution. The proposed algorithm was designed and implemented to employ one or a team of Khepera II mini robots for the exploration process. In case of multi-robots, the BlueCore2 External Bluetooth module was used to establish wireless networks with one master robot and one up to three slaves. Messages are sent and received via the module's Universal Asynchronous Receiver/Transmitter (UART) interface. Real exploration experiments were performed using locally developed teleworkbench with various autonomy features. In addition, computer simulation tool was also developed to simulate the exploration experiments with one master robot and one up to ten slaves. Computer simulations were in good agreement with the real experiments for the considered cases of one to one up to three networks. Results of the MMDFS for single robot exhibited 46% reduction in the needed number of steps for exploring environments with obstacles in comparison with other algorithms, namely the Ants algorithm and the original MDFS algorithm. This reduction reaches 71% whenever exploring open areas. Finally, results performed using multi-robots exhibited more reduction in the needed number of exploration steps.

• 한국음향학회지
• /
• 제20권5호
• /
• pp.54-60
• /
• 2001

본 논문에서는 휴대폰용 부저, 진동자 기능이 하나의 소자로 통합된 다기능 복합소자의 특성을 해석하기 위한 등가회로 해석법을 연구하였다. 전형적인 복합소자 제품에 대하여 부저, 진동 모드에 각각에 대한 등가회로를 구성하여 그 특성을 계산하였다. 이를 위해 우선 복합소자의 각 모드에 대한 동작원리를 규명하고, 그 원리에 따른 등가회로를 구성하여 복합소자의 동작특성을 시뮬레이션 할 수 있는 해석툴을 완성하였다. 해석법의 타당성은 그 결과를 실험결과와 비교함으로써 밝혔고, 계산 결과와 실제 측정결과가 잘 일치함을 알 수 있었다.

• Journal of Power Electronics
• /
• 제16권5호
• /
• pp.1639-1649
• /
• 2016

This paper presents a family of soft-switching DC-DC converters with a simple auxiliary circuit consisting of a coupled winding and a pair of auxiliary switch and diode. The auxiliary circuit is activated in a short interval and thus the circulating conduction losses are small. With the auxiliary circuit, zero-voltage-switching (ZVS) and zero-current-switching are achieved for the main and auxiliary switches respectively, over wide input voltage range and load variation. In addition, the reverse-recovery problem of diodes is significantly alleviated because of the leakage inductor. Furthermore, the coupled inductor simultaneously serves as the main and auxiliary inductors, contributing to reduced magnetic component in comparison with the conventional zero-voltage-transition (ZVT) converters. Experimental results based on a 500 W prototype buck circuit validate the advantages and effectiveness of the proposed magnetic coupling ZVS converter.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2006년도 춘계학술대회 논문집
• /
• pp.31-32
• /
• 2006

A signal conditioning circuit for capacitive sensors was developed using a commercial single chip solution. Since capacitive displacement sensors can achieve high resolution and linearity, they have been widely used as precision sensors within the range of several hundred micrometers. However, they inherently have a limitation in low frequency range and some nonlinearity characteristics and so a specially designed signal conditioning circuit is needed to handle these properties. Up to now, several companies already have succeeded in the development of the capacitive sensors system and they are commercially available in the market. In this research, to construct the signal processing circuits more easily and simply, we used a universal LVDT signal conditioner (AD698). Since the AD698 provides one chip solution for a basic signal processing including modulation and demodulation using various internal components, we can build the processing circuits successfully with minimal additional circuits: a compensation circuits for the drift caused by the bias current of OP amplifiers and a fine adjustment circuit for the elimination of nonlinearity. The signal processing circuits shows nonlinearity less than 0.05% in the comparison with a laser interferometer.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 하계학술대회 논문집 A
• /
• pp.476-478
• /
• 2001

Coordination under short-circuit conditions is a systematic application of protective devices in the electrical power system, which, in response to a fault, will remove only a minimum amount of equipment from service. The objective is not only to minimize the equipment damage and process outage costs, but also to protect personnel from the effects of these failures. The coordination study of an electric power system consists of an organizes time-current study of all devices in series from the utilization device to the source. This study is a comparison of the time it takes the individual devices to operate when certain levels of normal or abnormal current pass through the protective devices. The objective of a coordination study is to determine the characteristics, ratings, and settings of overcurrent protective devices that will ensure that the minimum unfaulted load is interrupted when the protective devices isolate a fault or overload anywhere in the system. At the same time, the devices and settings selected should provide satisfactory protection against overloads on the equipment and interrupt short-circuit as rapidly as possible.

• 한국통신학회논문지
• /
• 제19권5호
• /
• pp.787-795
• /
• 1994

본 논문에서는 랜덤한 NRZ 신호에 동기된 클럭을 추출하는 비트 동기 알고리즘을 제안하고 회로 설계 및 성능을 분석하였다. 설계된 동기 회로는 데이터 천이 검출기, Mod 64 계수기, 위상비교 및 제어기, 64분주기로 구성되었으며, 데이터 처리 속도가 16Kbps로서 마스터 클럭은 4.096MHz, 그리고 위상 보정은 매 비트마다 데이터 신호 주기의 1/64만큼 이루어진다. 입력신호에 대한 위상 지터의 최대 허용치는 23.8%이고, 복원된 클럭의 편차가 1.6%임을 실험을 통해 측정하였다. 동기 회로는 완전 디지틀 회로로서 하나의 반도체 칩으로 실현이 용이할 뿐 아니라 저속의 디지틀 이동통신에 효과적이다.