• Title/Summary/Keyword: Channel Thickness

Search Result 556, Processing Time 0.055 seconds

Electrical Characteristics of $\delta$-doped SiGe p-channel MESFET ($\delta$ 도핑된 SiGe p-채널 MESFET의 특성 분석)

  • 이관흠;이찬호
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.541-544
    • /
    • 1998
  • A SiGe p-channel MESFET using $\delta-doped$ layers is designed and the considerable enhancement of the current driving capability of the device is observed from the result of simulation. The channel consists of double $\delta-doped$ layers separated by a low-doped spacer which consists of Si and SiGe. A quantum well is formed in the valence band of the Si/SiGe heterojunction and much more holes are accumulated in the SiGe spacer than those in the Si spacer. The saturation current is enhanced by the contribution of the holes inthe spacer. Among the design parameters that affect the performance of the device, the thickness of the SiGe layer and the Ge composition are studied. The thickness of $0~300\AA$ and the Ge composition of 0~30% are investigated, and the saturation current is observed to be increased by 45% compared with a double $\delta-doped$ Si p-channel MESFET.

  • PDF

Effect of Subthreshold Slope on the Voltage Gain of Enhancement Mode Thin Film Transistors Fabricated Using Amorphous SiInZnO

  • Lee, Sang Yeol
    • Transactions on Electrical and Electronic Materials
    • /
    • v.18 no.5
    • /
    • pp.250-252
    • /
    • 2017
  • High-performance full swing logic inverters were fabricated using amorphous 1 wt% Si doped indium-zinc-oxide (a-SIZO) thin films with different channel layer thicknesses. In the inverter configuration, the threshold voltage was adjusted by varying the thickness of the channel layer. The depletion mode (D-mode) device used a TFT with a channel layer thickness of 60 nm as it exhibited the most negative threshold voltage (-1.67 V). Inverters using enhancement mode (E-mode) devices were fabricated using TFTs with channel layer thicknesses of 20 or 40 nm with excellent subthreshold slope (S.S). Both the inverters exhibited high voltage gain values of 30.74 and 28.56, respectively at $V_{DD}=15V$. It was confirmed that the voltage gain can be improved by increasing the S.S value.

fs-laser Ablation and Optoperforation Threshold for PDMS Thin Film on $\mu$-channel (미세 유체 상 PDMS 고분자 필름의 펨토초 레이저 어블레이션 및 천공 임계치 연구)

  • Woo, Suk-Yi;Sidhu, M.S.;Yoon, Tae-Oh;Jeoung, Sae-Chae;Park, Il-Hong
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.27 no.2
    • /
    • pp.29-33
    • /
    • 2010
  • We have investigated fs-laser ablation as well as optoperforation threshold of PDMS (Polydimethylsiloxane) thin lid cover on ${\mu}$-channel with changing the flow medium from water to hemoglobin. The ablation threshold is found to be independent of both PDMS thin film thickness and flow medium, but the optoperforation threshold is dependent on the films thickness. The observation that the ablation process is well described with simple two-temperature model supposed that the cover lid PDMS of $\mu$-channel be processed with minimized thermal effects by fs-laser with low laser fluence.

The MOSFET Hump Characteristics Occurring at STI Channel Edge (STI 채널 모서리에서 발생하는 MOSFET의 험프 특성)

  • 김현호;이천희
    • Journal of the Korea Society for Simulation
    • /
    • v.11 no.1
    • /
    • pp.23-30
    • /
    • 2002
  • An STI(Shallow Trench Isolation) by using a CMP(Chemical Mechanical Polishing) process has been one of the key issues in the device isolation[1] In this paper we fabricated N, P-MOSFEET tall analyse hump characteristics in various rounding oxdation thickness(ex : Skip, 500, 800, 1000$\AA$). As a result we found that hump occurred at STI channel edge region by field oxide recess. and boron segregation(early turn on due to boron segregatiorn at channel edge). Therefore we improved that hump occurrence by increased oxidation thickness, and control field oxide recess( 20nm), wet oxidation etch time(19HF,30sec), STI nitride wet cleaning time(99HF, 60sec+P 90min) and fate pre-oxidation cleaning time (U10min+19HF, 60sec) to prevent hump occurring at STI channel edge.

  • PDF

Investigation on Electrical Property of Amorphous Oxide SiZnSnO Semiconducting Thin Films (비정질 산화물 SiZnSnO 반도체 박막의 전기적 특성 분석)

  • Byun, Jae Min;Lee, Sang Yeol
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.32 no.4
    • /
    • pp.272-275
    • /
    • 2019
  • We investigated the electrical characteristics of amorphous silicon-zinc-tin-oxide (a-SZTO) thin films deposited by RF-magnetron sputtering at room temperature depending on the deposition time. We fabricated a thin film transistor (TFT) with a bottom gate structure and various channel thicknesses. With increasing channel thickness, the threshold voltage shifted negatively from -0.44 V to -2.18 V, the on current ($I_{on}$) and field effect mobility (${\mu}_{FE}$) increased because of increasing carrier concentration. The a-SZTO film was fabricated and analyzed in terms of the contact resistance and channel resistance. In this study, the transmission line method (TLM) was adopted and investigated. With increasing channel thickness, the contact resistance and sheet resistance both decreased.

Effect of Variation of Membrane Thickness on the Activity of $Ca^{2+}$-activated $K^+$ Channel in Planar Lipid Bilayers

  • Seo, Hyoung-Sik;Ryu, Pan-Dong
    • Proceedings of the Korean Biophysical Society Conference
    • /
    • 1999.06a
    • /
    • pp.56-56
    • /
    • 1999
  • Change of membrane property can affect the activity of membrane proteins. In this work, we investigated the single channel properties of large conductance $Ca^{2+}$-activated $K^{+}$(BK) channels in planar lipid bilayers of different thickness. First, we recorded the activity of single BK channels from rat skeletal muscle incorporated into the control bilayer, then increased the bilayer thickness by perfusing the recording solution with the one saturated with n-pentane, or reduced the thickness by adding diheptanoylphosphatidylcholine (di$C_{7:0}$PC) to the recording soluton.(omitted)

  • PDF

Statistical Estimates of Cloud Thickness and Precipitable Water from GMS Brightness Data (GMS Brightness를 사용한 구름 두께와 가강수량의 통계적 추정)

  • 최영진;신동인
    • Korean Journal of Remote Sensing
    • /
    • v.6 no.2
    • /
    • pp.153-164
    • /
    • 1990
  • A statistical correlation between cloud thickness and brightness is shown by regression analysis using the least-square method. Cloud thicknesses are obtained from radiosonde observation. Brightness values are obtained from GMS visible channel. Regression analyses are preformed on both thickness data used in conjunction with brightness data for summer season. The results are shown by the regression curve relating thickness and brightness accounting for 79% of variance. And the relationship between thickness and precipitable water in the cloud layers is analyzed. The thickness shows a positive correlation with precipitable water in cloudy layers.

Analytical Model for the Threshold Voltage of Long-Channel Asymmetric Double-Gate MOSFET based on Potential Linearity (전압분포의 선형특성을 이용한 Long-Channel Asymmetric Double-Gate MOSFET의 문턱전압 모델)

  • Yang, Hee-Jung;Kim, Ji-Hyun;Son, Ae-Ri;Kang, Dae-Gwan;Shin, Hyung-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.2
    • /
    • pp.1-6
    • /
    • 2008
  • A compact analytical model of the threshold voltage for long-channel Asymmetric Double-Gate(ADG) MOSFET is presented. In contrast to the previous models, channel doping and carrier quantization are taken into account. A more compact model is derived by utilizing the potential distribution linearity characteristic of silicon film at threshold. The accuracy of the model is verified by comparisons with numerical simulations for various silicon film thickness, channel doping concentration and oxide thickness.

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET According to Channel Doping Intensity (채널도핑강도에 대한 DGMOSFET의 DIBL분석)

  • Jung, Hak-Kee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.10a
    • /
    • pp.888-891
    • /
    • 2011
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET. The DIBL is very important short channel effects as phenomenon that barrier height becomes lower since drain voltage influences on potential barrier of source in short channel. The analytical potential distribution of Poisson equation, validated in previous papers, has been used to analyze DIBL. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. The change of DIBL has been investigated for device parameters such as channel thickness, oxide thickness and channel doping intensity.

  • PDF

Analysis of the Critical Characteristics in the Superconducting Strip Lines by ICP Etching System (ICP 식각 시스템에 의한 초전도 스트립 라인의 임계 특성 분석)

  • 고석철;강형곤;최효상;양성채;한병성
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.7
    • /
    • pp.782-787
    • /
    • 2004
  • Superconducting flux flow transistor (SFFT) is based on a control of the Abrikosov vortex flowing along a channel. The induced voltage by moving of the Abrikosov vortex in an SFFT is greatly affected by the thickness, the width, and the length of channel. In order to fabricate a reproducible channel in the SFFT, we studied the variation of the critical characteristics of ${YBa}_2{Cu}_3{O}_7-\delta(YBCO)$ thin films with the etching time using ICP (Inductively coupled plasma) system. From the simulation, it was certified that the vortex velocity was increased in a low pinning energy at channel width 0,5 mm. The surfaces of YBCO thin film were etched by ICP etching system. We observed the etched channel surfaces by AFM (Atomic Force Microscope) and measured the critical current density with etching time. As a measured results, the etching thickness of channel should be optimized to fabricated a flux flow transistor with specified characteristics.