• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.56 no.5
• /
• pp.980-986
• /
• 2007

Boundary scan test structure(JTAG IEEE 1149.1 standard) that supports an internal scan chain is generally being used to test CUT(circuit under test). Since the internal scan chain can only have a single scan-in port and a single scan-out port; however, existing boundary test methods can not be used when multiple scan chains are present in CUT. Those chains must be stitched to form a single scan chain as shown in this paper. We propose an efficient boundary scan test structure that adds a circuit called Clock Group Register(CGR) for multiple clocks testing within the design of multiple scan chains. The proposed CGR has the function of grouping clocks. By adding CGR to a previously existing boundary scan design, the design is modified. This revised scan design overcomes the limitation of supporting a single scan-in port and out port, and it bolsters multiple scan-in ports and out ports. Through our experiments, the effectiveness of CGR is proved. With this, it is possible to test more complicated designs that have high density with a little effort. Furthermore, it will also benefit in designing those complicated circuits.

• Journal of Korea Multimedia Society
• /
• v.21 no.11
• /
• pp.1271-1278
• /
• 2018

The NDT using ultrasonic is largely divided into A-Scan and C-Scan methods. Since A-Scan method is subject to subjective judgement by trained personnel, C-Scan method has been introduced, which presents the weld area in two dimensions by placing the transducers two dimensionally used in the A-Scan method. Therefore, it is necessary to develop equipment that can provide weld quality without the help of a welding expert and the presentation of effective C-Scan images. Thus, in this paper, the algorithms that express a low resolution 2-dimensional gray image formed by C-Scan method as a high-resolution color C-Scan image and automatically determine the weld quality from the generated C-Scan color image. The high resolution color C-Scan images proposed in this paper allow the exact shape of the weld point to be expressed, and an objective algorithm to use this image to automatically determine weld quality.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.7 no.4
• /
• pp.221-228
• /
• 2007

In this paper, we propose a new symbolic simulation for scan chain diagnosis to solve the diagnosis resolution problem. The proposed scan chain fault simulation, called the SF-simulation, is able to analyze the effects caused by faulty scan cells in good scan chains. A new scan chain fault simulation is performed with a modified logic ATPG pattern. In this simulation, we consider the effect of errors caused by scan shifting in the faulty scan chain. Therefore, for scan chain diagnosis, we use the faulty information in good scan chains which are not contaminated by the faults while unloading scan out responses. The SF-simulation can tighten the size of the candidate list and achieve a high diagnosis resolution by analyzing fault effects of good scan chains, which are ignored by most previous works. Experimental results demonstrate the effectiveness of the proposed method.

• Korean Journal of Digital Imaging in Medicine
• /
• v.17 no.1
• /
• pp.49-56
• /
• 2015

Temporal bone CT scan side skull fracture. In addition to the confirmation of the ossicles, such as fractures and dislocations, temporomandibular facial fractures, deformities surgery helps to establish a science plan. Cochlear implant surgery has been performed in the state before and after identifying purposes. Test methods are being implemented by the Conventional direct axial and Direct coronal scan, the basic method of Temporal bone CT. Helical scan is a fast Volumetric data obtained compared with the Conventional scan, the patient reduced the dose, and there are some advantages, such as reduced Beam hardening streak artifacts caused by dental fillings. This study is a comparative analysis by dose reduction for patients with a dose according to the conventional scan method and then effective from 2015 by helical scan method performed in 2014 through the retrospective survey, which was then optimized for the purpose of inspection.

• Proceedings of the Korean Information Science Society Conference
• /
• 2004.10b
• /
• pp.34-36
• /
• 2004

실시간 스케줄링에서 시간당 처리량을 놓이기 위해서 EDF에 SCAN기법을 추가하는 많은 방법이 연구되었다. 하지만 기존 기법들은 SCAN그룹을 생성할 때, 연속된 태스크들만 SCAN그룹의 포함 대상으로 고려하기 때문에 많은 제한이 따른다. 또한 SCAN기법은 처리방향이 고정되었기 때문에 시간적 손실이 많은 단점을 가진다. 본 연구에서는 연속되지 않은 태스크들을 SCAN그룹의 포함 대상으로 고려할 수 있는 태스크 삽입기법과, 기존의 SCAN그룹에서 합병하지 못하는 SCAN그룹들을 합병할 수 있는 SCAN합병기법, 마지막으로 SCAN그룹을 처리하는데 시간적 이점을 얻을 수 있는 양 방향 SCAN기법을 제시한다.

• The Journal of Advanced Prosthodontics
• /
• v.14 no.2
• /
• pp.88-95
• /
• 2022

PURPOSE. This study investigated the accuracy of full-arch intraoral scans obtained by various scan strategies with the segmental scan and merge methods. MATERIALS AND METHODS. Seventy intraoral scans (seven scans per group) were performed using 10 scan strategies that differed in the segmental scan (1, 2, or 3 segments) and the scanning motion (straight, zigzag, or combined). The three-dimensional (3D) geometric accuracy of scan images was evaluated by comparison with a reference image in an image analysis software program, in terms of the arch shape discrepancies. Measurement parameters were the intermolar distance, interpremolar distance, anteroposterior distance, and global surface deviation. One-way analysis of variance and Tukey honestly significance difference post hoc tests were carried out to compare differences among the scan strategy groups (α = .05). RESULTS. The linear discrepancy values of intraoral scans were not different among scan strategies performed with the single scan and segmental scan methods. In general, differences in the scan motion did not show different accuracies, except for the intermolar distance measured under the scan conditions of a 3-segmental scan and zigzag motion. The global surface deviations were not different among all scan strategies. CONCLUSION. The segmental scan and merge methods using two scan parts appear to be reliable as an alternative to the single scan method for full-arch intraoral scans. When three segmental scans are involved, the accuracy of complete arch scan can be negatively affected.

• ETRI Journal
• /
• v.38 no.3
• /
• pp.479-486
• /
• 2016

System-on-chip (SoC) designs have a number of flip-flops; the more flip-flops an SoC has, the longer the associated scan test application time will be. A scan shift operation accounts for a significant portion of a scan test application time. This paper presents physical-aware approaches for speeding up scan shift operations in SoCs. To improve the speed of a scan shift operation, we propose a layout-aware flip-flop insertion and scan shift operation-aware physical implementation procedure. The proposed combined method of insertion and procedure effectively improves the speed of a scan shift operation. Static timing analyses of state-of-the-art SoC designs show that the proposed approaches help increase the speeds of scan shift operations by up to 4.1 times that reached under a conventional method. The faster scan shift operation speeds help to shorten scan test application times, thus reducing test costs.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.1
• /
• pp.199-202
• /
• 2009

Scan design is currently the most widely used structured Design For Testability approach. In scan design, all storage elements are replaced with scan cells, which are then configured as one or more shift registers(also called scan chains) during the shift operation. As a result, all inputs to the combinational logic, including those driven by scan cells, can be controlled and all outputs from the combinational logic, including those driving scan cells, can be observed. The scan inserted design, called scan design, is operated in three modes: normal mode, shift mode, and capture mode. Circuit operations with associated clock cycles conducted in these three modes are referred to as normal operation, shift operation, and capture operation, respectively. In spite of these, scan design methodology has defects. They are power dissipation problem and test time during test application. We propose a new methodology about scan shift clock operation and present low power scan design and short test time.

• The Korean Journal of Nuclear Medicine
• /
• v.38 no.1
• /
• pp.1-20
• /
• 2004

Bone scan is one of the most frequently peformed studios in nuclear medicine. In bone scan, the amount of radiolsotope taken up by lesion depends primarily on the local rate of bone turnover rather than on the bone mass. Bone scan is extremely sensitive for defecting bony abnormalities. However, abnormalities that appear on bone scan may not always represent disease. The normal scan appearances may be affected not only by skeletal physiology and anatomy but also by a variety of technical factors which can influence image quality. Many normal variants and artifacts may appear on bone scan. They could simulate a pathologic process and could mislead into the wrong diagnostic interpretation. Therefore, their recognition is necessary to avoid misdiagnosis. A nuclear medicine physician should be aware of variable appearance of the normal variants and artifacts on bone scan. In this article, a variety of normal variants and artifacts mimicking real pathologic lesion in bone scan interpretation are discussed and illustrated.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2011.10a
• /
• pp.892-895
• /
• 2011

Power consumption during testing System-On-Chip (SOC) are becoming increasingly important as the IP core increases in SOC. We present a new algorithm to reduce the scan-in power using the modified scan latch reordering and clock gating. We apply scan latch reordering technique for minimizing the hamming distance in scan vectors. Also, during scan latch reordering, the don't care inputs in scan vectors are assigned for low power. Also, we apply the clock gated scan cells. Experimental results for ISCAS 89 benchmark circuits show that reduced low power scan testing can be achieved in all cases.