1 |
Laung-Terng Wang, Cheng-Wen Wu and Xiaoqqing Wen, 'VLSI Test Principles and Architectures Design For Testability,' Morgan Kaufmann Publishers, 2006
|
2 |
Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, 'Digital Integrated Circuit-A Design Perspective 2nd Edition,' Prentice Hall, 2003
|
3 |
Abramovici, M., Breuer, M.A and Friedman, D., 'Digital Systems Testing and Testable Design,' Computer Science Press, 1990
|
4 |
Mark Bums and Gordon W. Roberts, 'An Introduction to Mixed-Signal IC Test and Measurement,' Oxford University Press, 2001
|
5 |
Bushnell, M.L. and Agrawal, V.D., 'Essentials of Electronic Testing,' Academic publishers, 2000
|
6 |
Miczo, A, 'Digital Logic Testing and Simulation,' John Wiley & Sons, 1986
|
7 |
Laung-Terng Wang, Charles E. Stroud and Nur A Touba, 'System On Chip Test Architectures Nanometer Thsign For Testability,' :Morgan Kaufmann Publishers, 2008
|
8 |
http://www.synopsys.com. 2008
|
9 |
Michael D. Ciletti, 'Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL,' Prentice Hall, 1999
|
10 |
Eichelberger,E.B. and Williams,T.W., 'A Logic Design Structure for LSI Testability,' Proc.14th Design Automation Conf. June, 1977
|
11 |
Sedra Abramovici,M., Breuer,M.A and Friedman, A.D., 'Digital Systems Testing And Testable Design,' IEEE Press, 1990
|