References
- J. Schafer, F. Policastri and R. Mcnulty, 'Partner SRLs for Improved Shift Register Diagnostics,' Proceedings of VLSI Test Symposium, pp. 198-201, 1992
- S. Edirisooriya and G. Edirisooriya, 'Diagnosis of Scan Path Failures,' Proceedings of VLSI Test Symposium, pp. 250-255. 1995
- S. Narayanan and A. Das, 'An Efficient Scheme to Diagnose Scan Chains,' Proceedings of International Test Conference, pp. 704-713,1997
- Y. Wu, 'Diagnosis of Scan Chain Failures,' Proceedings ofInternational Test Conference, pp. 268-277, 2001
- S. Kundu, 'On Diagnosis of Faults in a ScanChain,' Proceedings of VLSI Test Symposium, pp. 303-308, 1993
- K. Stanley, 'High Accuracy Flush and Scan Software Diagnostic,' Proceedings of IEEE Workshop on Yield Optimization & Test, 2000
- R. Guo and S. Venkataraman, 'An algorithmic technique for diagnosis of faulty scan chains,' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, pp. 1861-1868, 2006
- Y. -L. Kao, W.-S. Chuang and J. -M. Li, 'Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis,' Proceedings of International Test Conference, pp. , 2006
- Y. Huang, W. T. Cheng, C. J. Hsieh, H. Y. Tseng, A. Huang and Y. T. Hung, 'Efficient Diagnosis for Multiple Intermittent Scan Chain Hold-Time Faults,' Proceedings of Asian Test Symposium, pp. 44-49,2003
- Y. Huang, W. T. Cheng, C. J. Hsieh, H. Y. Tseng, A. Huang and Y. T. Hung, 'Intermittent Scan Chain Fault Diagnosis Based on Signal Probability Analysis,' Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 1072-1077,2004
- Y. Huang, W. T. Cheng and G. Crowell, 'Using Fault Model Relaxation to Diagnose Real Scan Chain Defects,' Proceedings of Asia and South Pacific Design Automation Conference, pp. 11761179,2005
- Mentor Graphics, 'LEISTArchitect Reference Manual,' Version 8.9_1