• Title/Summary/Keyword: 9 bit 통신

Search Result 340, Processing Time 0.025 seconds

Faster Than Nyquist Transmission Method for Throughput Improvement in Underwater Communication (수중 통신에서 전송률 향상을 위한 Faster Than Nyquist 전송기법 연구)

  • Baek, Chang-uk;Jung, Ji-won
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.9
    • /
    • pp.1688-1695
    • /
    • 2016
  • Underwater communication has multipath error because of reflection by sea-level and sea-bottom. The multipath of underwater channel causes signal distortion and error floor. The excessive multipath encountered in underwater communication channel creates inter symbol interference, which is a limiting factor to achieve a high data rate and bit error rate performance. Therefore, to increase throughput efficiency and improve performance, this paper consider FTN (Faster-than-Nyquist) signalling based on turbo equalization. FTN signalling is a technique of transmitting information at a rate higher than the allowed Nyquist limit. This paper presented efficient decoder structure of FTN transmission in the environment of multipath underwater channel and we compare the performance between FTN method and conventional punctured method in lake experimentation. As a results of lake experiment, we confirmed FTN method based on turbo equalization is applicable and efficiency in underwater communication.

VLSI Design of an Improved Structure of a $GF(2^m)$ Divider (확장성에 유리한 병렬 알고리즘 방식에 기반한 $GF(2^m)$나눗셈기의 VLSI 설계)

  • Moon San-Gook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.3
    • /
    • pp.633-637
    • /
    • 2005
  • In this contribution, we developed and improved an existing GF (Galois field) dividing algorithm by suggesting a novel architecture for a finite field divider, which is frequently required for the error correction applications and the security-related applications such as the Reed-Solomon code, elliptic curve encryption/ decryption, is proposed. We utilized the VHDL language to verify the design methodology, and implemented the architecture on an FPGA chip. We suggested the n-bit lookup table method to obtain the throughput of 2m/n cycles, where m is the order of the division polynomial and n is the number of the most significant lookup-bits. By doing this, we extracted the advantages in achieving both high-throughput and less cost of the gate areaon the chip. A pilot FPGA chip was implemented with the case of m=4, n=2. We successfully utilized the Altera's EP20K30ETC144-1 to exhibit the maximum operating clock frequency of 77 MHz.

A Hybrid Decoding Algorithm for MPE-FEC based on DVB-SSP (DVB-SSP 기반 혼합형 MPE-FEC 복호 알고리즘)

  • Park, Tae-Doo;Kim, Min-Hyuk;Kim, Nam-Soo;Kim, Chul-Sung;Jung, Ji-Won;Lee, Seong-Ro
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.9C
    • /
    • pp.848-854
    • /
    • 2009
  • DVB-SSP is a new broadcasting system for hybrid satellite communications, which supports mobile handhold systems and fixed terrestrial systems. An upper layer, including erasure Reed-Solomon error correction combined with cyclic redundancy check. However, a critical factor must be considered in upper layer decoding. If there is only one bit error in an IP packet, the entire IP packet is considered as unreliable bytes, even if it contains correct bytes. If, for example, there is one real byte error, in an If packet of 512 bytes, 511 correct bytes are erased from the frame. Therefore, this paper proposed upper layer decoding methods; hybrid decoding. By means of simulation we show that the performance of the proposed decoding algorithm is superior to that of the conventional one in AWGN channel and TI channel.

Hybrid Communication System for Real-time Video Transmission of Multicopter (멀티콥터의 실시간 영상 전송을 위한 하이브리드 통신 방식)

  • Lee, Sun Yui;Park, Ji Ho;Kim, Jin Young
    • Journal of Satellite, Information and Communications
    • /
    • v.9 no.4
    • /
    • pp.82-86
    • /
    • 2014
  • In this paper, we propose a novel modulation scheme specialized in real time broadcast system using a multicopter. Since multicopters have many advantages in aerial photography, they have been widely used in broadcasting technologies. However, because of restrictions on flight time, it is difficult to utilize multicopters in real time broadcasting systems. Therefore, video transmission using multicopter is necessary for low power communication techniques in air channel environment. Performance results of the hybrid modulation in this paper are compared to that of conventional modulations with Bit Error Rate (BER) and Signal to Noise Ratio (SNR) simulations. The results also showed that proposed system is suitable for aerial photography. Experiments demonstrated the superiority of the proposed modulation scheme by showing received symbols through an USRP equipment.

I/Q channel 12-Bit 120MHz CMOS D/A Converter for WLAN (무선랜용 I/Q 채널 12bit 120MHz CMOS D/A 변환기 설계)

  • Ha, Sung-Min;Nam, Tae-Kyu;Seo, Sung-Uk;Shin, Sun-Hwa;Joo, Chan-Yang;Yoon, Kwang-S.
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.83-89
    • /
    • 2006
  • This paper describes the design of I/Q channel 12bit Digital-to-Analog Converter(DAC) which shows the conversion rate of 120MHz and the power supply of 3.3V with 0.35um CMOS n-well 1-poly 4-metal process for advanced wireless transceiver. The proposed DAC utilizes 4-bit thermometer decoder with 3 stages for minimum glitch energy and linearity error. Also, using a optimized 4bit thermometer decoder for the decrement of the chip area. Integral nonlinearity(INL) of ${\pm}1.6LSB$ and differential nonlinearity(DNL) of ${\pm}1.3LSB$ have been measured. In single tone test, the ENOB of the proposed 12bit DAC is 10.5bit and SFDR of 73dB(@ Fs=120MHz, Fin=1MHz) is measured, respectively. Dual-tone test SFDR is 61 dB (@ Fs=100MHz, Fin=1.5MHz, 2MHz). Glitch energy of 31 pV.s is measured. The converter consumes a total of 105mW from 3.3-V power supply.

The Modeling of the Optimal Data Format for JPEG2000 CODEC on the Fixed Compression Ratio (고정 압축률에서의 JPEG2000 코덱을 위한 최적의 데이터 형식 모델링)

  • Seo, Choon-Weon
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.6
    • /
    • pp.109-116
    • /
    • 2005
  • Recently, images/videos have been preferred as the communication media because of their information-implication and easy recognizability. But the amount of their data is so large that it has been the major research area to compress their data. This paper is related to optimization in th image data format, which can make a great effect in performance of data compression and is based on the wavelet transform and JPEG2000. This paper established a criterion to decide the data format to be used in wavelet transform, which is on the bases of the data errors in frequency transform and quantization. This criterion has been used to extract the optimal data format experimentally. The result were(1, 9) of 10-bit fixed-point format for filter coefficients and (9, 7) of 16-bit fixed-point data dormat for wavelet coefficients and their optimality was confirmed.

The Modeling of the Optimal Data Format for JPEG2000 CODEC (JPEG2000 코덱을 위한 최적의 데이터 형식 모델링)

  • Kang, Chang-Soo;Seo, Choon-Weon
    • Journal of the Institute of Electronics Engineers of Korea TE
    • /
    • v.42 no.4
    • /
    • pp.7-14
    • /
    • 2005
  • Recently, images/videos have been preferred as the communication media because of their information-implication and easy recognizability. But the amount of their data is so large that it has been the major research area to compress their data. This paper is related to optimization in the image data format which can make a great effect in performance of data compression and is based on the wavelet transform and JPEG2000. This paper established a criterion to decide the data format to he used in wavelet transform which is on the bases of the data errors in frequency transform and quantization. This criterion has been used to extract the optimal data format experimentally. The result were (1, 9) of 10-bit fixed-point format for filter coefficients and (9, 7) of 16-bit fixed-point data format for wavelet coefficients and their optimality was confirmed.

A Study on the Operational Characteristic of Receiver for the OOK and FSK transmission In a WDM System (WDM 시스템에서 OOK와 FSK 전송을 위한 수신기의 동작 특성에 관한 연구)

  • Kim Sun-youb;Ra Yoo-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.8
    • /
    • pp.1805-1811
    • /
    • 2005
  • We analyzed of the receiver which received OOK and the FSK transmission signal that were a general digital transmission technique in a WDM system. We expressed various error probability with the m which was bandwidth and a bit numerical function and carried out performance evaluation of a receiver in a performance evaluation way. When error probability was $10^{-4}$ which is m=10, as for the receive sensitivity of OOK, the $1.7{\times}10^2$, FSK got $2.2{\times}10^2$ through simulation. And the receive sensitivity of OOK and FSK was able to get each $2.15{\times}10^2$ and $3.07{\times}10^2$ when it was error probability of $10^{-9}$ which is m = 25. Transmission of 23Gb/S showed that it was possible when we does the $10^{-9}$ that was basis error probability of a light communication system with a basis through this, and a coding profit was with for and transmission capacity of 75Gb/s confirmed that it was possible if a code rate was with 0.8.

A Prefetch Architecture with Efficient Branch Prediction for a 64-bit 4-way Superscalar Microprocessor (64비트 4-way 수퍼스칼라 마이크로프로세서의 효율적인 분기 예측을 수행하는 프리페치 구조)

  • 문상국;문병인;이용환;이용석
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.11B
    • /
    • pp.1939-1947
    • /
    • 2000
  • 본 논문에서는 명령어의 효율적인 페치를 위해 분기 타겟 주소 전체를 사용하지 않고 캐쉬 메모리(cache memory) 내의 적은 비트 수로 인덱싱 하여 한 클럭 사이클 안에 최대 4개의 명령어를 다음 파이프라인으로 보내줄 수 있는 방법을 제시한다. 본 프리페치 유닛은 크게 나누어 3개의 영역으로 나눌 수 있는데, 분기에 관련하여 미리 부분적으로 명령어를 디코드 하는 프리디코드(predecode) 블록, 타겟 주소(NTA : Next Target Address) 테이블 영역을 추가시킨 명령어 캐쉬(instruction cache) 블록, 전체 유닛을 제어하고 가상 주소를 관리하는 프리페치(prefetch) 블록으로 나누어진다. 사용된 명령어들은 SPARC(Scalable Processor ARChitecture) V9에 기준 하였고 구현은 Verilog-HDL(Hardwave Description Language)을 사용하여 기능 수준으로 기술되고 검증되었다. 구현된 프리페치 유닛은 명령어 흐름에 분기가 존재하더라도 단일 사이클 안에 4개까지의 명령어들을 정확한 예측 하에 다음 파이프라인으로 보내줄 수 있다. 또한 NTA를 사용한 방법은 같은 수의 레지스터 비트를 사용하였을 때 BTB(Branch Target Buffer)를 사용하는 방법과 비교하여 2배정도 많은 개수의 분기 명령 주소를 저장할 수 있는 장점이 있다.

  • PDF

PRML Detection Method Using PRSNR (부분응답 신호대잡음비를 이용한 PRML 검출 방법)

  • Park Ae-Kyung;Lee Jae-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.9C
    • /
    • pp.840-845
    • /
    • 2006
  • This paper presents a partial response maximum likelihood (PRML) detection method using partial response signal-to-noise ratio (PRSNR) that evaluates the signal quality of asymmetric optical recording channel. It is confirmed that the equalizer maximizing the PRSNR value can be most properly adapted to the asymmetric optical recording channel. The proposed PRML detection using this result has 1.8dB SNR gain at $8.5{\times}10-5$ bit error rate compared to PRML detection using typical adaptive equalizer.