• Journal of Power Electronics
• /
• v.14 no.3
• /
• pp.531-540
• /
• 2014

A novel carrier-based PWM (CBPWM) strategy of a three-level NPC converter is proposed in this paper. The novel strategy can eliminate the low-frequency neutral point (NP) voltage oscillation under the entire modulation index and full power factor. The basic principle of the novel strategy is introduced. The internal modulation wave relationship between the novel CBPWM strategy and traditional SPWM strategy is also studied. All 64 modulation wave solutions of the CBPWM strategy are derived. Furthermore, the proposed CBPWM strategy is compared with traditional SPWM strategy regarding the output phase voltage THD characteristics, DC voltage utilization ratio, and device switching losses. Comparison results show that the proposed strategy does not cause NP voltage oscillation. As a result, no low-frequency harmonics occur on output line-to-line voltage and phase current. The novel strategy also has higher DC voltage utilization ratio (15.47% higher than that of SPWM strategy), whereas it causes larger device switching losses (4/3 times of SPWM strategy). The effectiveness of the proposed modulation strategy is verified by simulation and experiment results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.3 no.4
• /
• pp.365-374
• /
• 1998

The SHE(Selected Harmonic Elimination) PWM scheme which eliminates specific lower order harmonics can generate h high quality output waveforms in 3-level PWM inverters. However. its application has limited since SHE switching a angles cannot be calculated on-line by a microprocessor-implemented control system. Based on off-line optimization. in which multiple SHE solutions were found and analysed for 2 to 5 switching angles per quarter in the 3-level SHE PWM pattern. this paper presents an algebraic algorithm for an ordinary microprocessor to calculate approximate SHE S switching angles on-line with such high resolution that it makes no practical difference between the accurate and the a approximate SHE switching angles. By employing the variable of the dc-link voltage Vdc' the proposed SHE PWM p pattern can ideally compensate the dc input fluctuation together with selected harmonics eliminated.

• Proceedings of the KIPE Conference
• /
• 2015.11a
• /
• pp.145-146
• /
• 2015

본 논문은 3상 T-type 3-레벨 인버터의 중성점 전압 제어를 위한 예측제어에 관한 연구이다. 최근 인버터의 효율 향상 등의 장점으로 멀티레벨 인버터가 주목받고 있다. 모델예측제어 방식은 물리적 입력 상태를 반영하여 최적의 성능을 제공할 수 있는 제어기법이다. 3-레벨 인버터에서는 전압벡터의 개수가 많아 예측제어기법을 적용하기에는 계산시간이 오래걸리는 단점이 있다. 본 논문에서는 SPWM 방식에 예측저어를 통해 offset 을 주는 방식으로 DC-link단 중성점 전압제어를 하였다.

• Journal of Power Electronics
• /
• v.14 no.5
• /
• pp.937-945
• /
• 2014

This paper presents an optimized space vector pulse-width modulation (OSVPWM) technique for a five-level cascaded H-bridge (CHB) inverter. The space vector diagram of the five-level CHB inverter is optimized by resolving it into inner and outer two-level space vector hexagons. Unlike conventional space vector topology, the proposed technique significantly reduces the involved computational time and efforts without compromising the performance of the five-level CHB inverter. A further optimized (FOSVPWM) technique is also presented in this paper, which significantly reduces the complexity and computational efforts. The developed techniques are verified through MATLAB/SIMULINK. Results are compared with sinusoidal pulse-width modulation (SPWM) to prove the validity of the proposed technique. The proposed simulation system is realized by using an XC3S400 field-programmable gate array from Xilinx, Inc. The experiment results are then presented for verification.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.19 no.6
• /
• pp.488-493
• /
• 2014

This paper presents a carrier-based pulse-width modulation(PWM) method for reducing the common-mode voltage of a three-level four-leg converter. The idea of the proposed PWM method is intuitive and easy to be implemented in digital signal processor-based converter control systems. On the basis of the analysis of space-vector PWM(SVPWM) and sinusoidal PWM(SPWM) switching patterns, the fourth leg pole voltage of the three-phase converter called "f leg pole voltage" is manipulated to reduce the common-mode voltage. To synthesize f leg pole voltage for the suppression of the common-mode voltage, positive and negative pole voltage references of f leg are calculated. An offset voltage is also deduced to prevent the distortion of a, b, and c phase voltages. The feasibility of the proposed PWM method is verified by simulation and experimental results. The common-mode voltage of the proposed PWM method in peak-to-peak value is 33% in comparison with that of the conventional SVPWM method. The transition number of the common-mode voltage is also reduced to 25%.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.2
• /
• pp.311-318
• /
• 2016

This paper is a study on the neutral point voltage balancing of the three-phase 3-level T-type inverter using the predictive control techniques. Recently, multi-level inverter has been attracting attention as the advantages such as efficiency improving and harmonic reduction. Especially, the T-type inverter topology is advantageous in low DC-link voltage. However, in case of the prediction control, it takes a lot of time, because there exist 27 voltage vectors and it has to be calculated according to the respective voltage vectors. Therefore, in this paper, we propose a method to implement predictive control techniques while reducing the operation time. In order to reduce the operation time, the predictive control is implemented by using the minimum voltage vector except for the unnecessary voltage vector. The result of the implemented predictive control is added to the SPWM by using the offset voltage. It was verified through simulation and experimental results.

• Proceedings of the KIPE Conference
• /
• 2014.07a
• /
• pp.287-288
• /
• 2014

본 논문에서는 3레벨 4레그 컨버터에서 커먼 모드 전압(Common-mode Voltage, CMV)을 저감하기 위한 삼각파 비교 전압 변조 기법을 제안하였다. 제안한 PWM 방법은 매우 직관적이고, DSP 제어 시스템에서 쉽게 구현할 수 있다. SVPWM, SPWM의 스위칭 패턴 분석을 통하여 CMV 저감을 위한 4번째 레그(f상)의 극 전압 패턴을 제안하였고, 해당하는 f상 극 전압의 합성을 위하여, f상 양/음의 극 전압 지령 값을 계산하였다. 또한 a, b, c상 전압 왜곡을 막기 위한 옵셋 전압을 유도하였다. 제안한 PWM 방법의 유효성은 모의실험과 실험 결과를 통하여 검증되었다. 제안된 방법에서 CMV의 첨두치 및 스위칭 수는 SVPWM 방법에 비하여 각각 33%, 25%로 대폭 감소하였다.