Browse > Article
http://dx.doi.org/10.6113/JPE.2014.14.3.531

Novel Carrier-Based PWM Strategy of a Three-Level NPC Voltage Source Converter without Low-Frequency Voltage Oscillation in the Neutral Point  

Li, Ning (Department. of Electrical Engineering, Xi'an Jiaotong University)
Wang, Yue (Department. of Electrical Engineering, Xi'an Jiaotong University)
Lei, Wanjun (Department. of Electrical Engineering, Xi'an Jiaotong University)
Niu, Ruigen (Department. of Electrical Engineering, Xi'an Jiaotong University)
Wang, Zhao'an (Department. of Electrical Engineering, Xi'an Jiaotong University)
Publication Information
Journal of Power Electronics / v.14, no.3, 2014 , pp. 531-540 More about this Journal
Abstract
A novel carrier-based PWM (CBPWM) strategy of a three-level NPC converter is proposed in this paper. The novel strategy can eliminate the low-frequency neutral point (NP) voltage oscillation under the entire modulation index and full power factor. The basic principle of the novel strategy is introduced. The internal modulation wave relationship between the novel CBPWM strategy and traditional SPWM strategy is also studied. All 64 modulation wave solutions of the CBPWM strategy are derived. Furthermore, the proposed CBPWM strategy is compared with traditional SPWM strategy regarding the output phase voltage THD characteristics, DC voltage utilization ratio, and device switching losses. Comparison results show that the proposed strategy does not cause NP voltage oscillation. As a result, no low-frequency harmonics occur on output line-to-line voltage and phase current. The novel strategy also has higher DC voltage utilization ratio (15.47% higher than that of SPWM strategy), whereas it causes larger device switching losses (4/3 times of SPWM strategy). The effectiveness of the proposed modulation strategy is verified by simulation and experiment results.
Keywords
Carrier-based PWM strategy; DC voltage utilization ratio; Device switching losses; Low-frequency voltage oscillations; Output phase voltage THD characteristics; Three-level NPC converter;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., Vol. 2, No. 2, pp. 28-39, Jun. 2008.   DOI   ScienceOn
2 S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2553-2580, Aug. 2010.   DOI   ScienceOn
3 H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters-State of the art, challenges, and requirements in industrial applications," IEEE Trans. Ind. Electron. , Vol. 57, No. 8,pp. 2581-2596, Aug. 2010   DOI   ScienceOn
4 A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., Vol. A-17, No. 5, pp. 518-523,Sep./Oct. 1981.
5 N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., Vol. 15, No. 2,pp. 242-249, Mar. 2000.
6 J. Pou, R. Pindado, D. Boroyevich, and P. Rodriguez, "Evaluation of the low-frequency neutral-point voltage oscillations in the three-level inverter," IEEE Trans. Ind. Electron. , Vol. 52, No. 6, pp. 1582-1588, Dec. 2005.   DOI   ScienceOn
7 Salvador Ceballos, J. Pou, J. Zaragoza, Eider Robles, Jose Luis Villate, and Jose Luis Martin, "Fault-tolerant neutral-point-clamped converter solutions based on including a fourth resonant leg," IEEE Trans. Ind. Electron. , Vol. 58, No. 6, pp. 2293-2303, Dec. 2011.
8 S. Qiang, L. Wenhua, Y. Qingguang, X. Xiaorong, and W. Zhonghong, "A neutral-point potential balancing algorithm for three-level NPC in-verters using analytically injected zero-sequence voltage," in Proc. IEEE Appl. Power. Electron. Conf., pp. 228-233, 2003.
9 Y. He, J. Liu, J. Tang, Z. Wang, and Y. Zou, "Theoretical analysis and control of DC neutral-point voltage balance of three-level inverters in active power filters," Journal of Power Electronics, Vol. 12, No. 2, pp.344-356, Mar. 2012   DOI   ScienceOn
10 U.-M. Choi and K.-B. Lee, "Neutral-point voltage balancing method for three-level inverter systems with a time-offset estimation scheme," Journal of Power Electronics, Vol. 13, No. 2, 243-249, Mar. 2013   DOI   ScienceOn
11 C. Wang and Y. Li, "Analysis and calculation of zero-sequence voltage considering neutral-point potential balancing in three-level npc converters," IEEE Trans. Ind. Electron., Vol. 57, No. 7,pp. 2262-2271, Jul. 2010.   DOI   ScienceOn
12 S. B. Monge, S. Somavilla, J. Bordonau, and D. Boroyevich, "Capacitor voltage balance for the Neutral-Point-Clamped converter using the virtual space vector concept with optimized spectral performance," IEEE Trans. Power Electron., Vol. 22, No. 4, pp. 1128-1135, Jul. 2007.   DOI   ScienceOn
13 J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for carrier-based modulation in the neutral point-clamped converter," IEEE Trans. Ind. Electron., Vol. 56, No. 2,pp. 305-314, Feb. 2009.   DOI   ScienceOn
14 R. M. Tallam, R. Naik, and T. A. Nondahl, "A carrier-based PWM scheme for neutral-point voltage balancing in three-level inverters," IEEE Trans. Ind. Appl., Vol. 41, No. 6, pp. 1734-1743, Dec. 2005.   DOI   ScienceOn
15 S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM-A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., Vol. 2, No. 1, pp. 11-15, Mar. 2004.   DOI   ScienceOn
16 J. Li, P. Fazio, A. Q. Huang, Z. Liang, and S. Bhattacharya, "Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives," IEEE Trans. Power Electron., Vol. 27, No. 2,pp. 519-533, Feb. 2012.   DOI   ScienceOn
17 J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for carrier-based modulation in the neutral-point-clamped converter," IEEE Trans. Ind. Electron., Vol. 56, No. 2,pp. 305-314, Feb. 2009.   DOI   ScienceOn
18 D. G. Holmes and A. L. Thomas, Pulse width modulation for power converters: principles and practice, Hoboken, NJ: Wiley-IEEE Press, pp. 623-633, 2003.
19 J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," in Proc. IEEE , Vol. 97, No. 11, pp. 1786-1817, Nov. 2009.   DOI   ScienceOn
20 O. S. Senturk, L. Helle, S. Munk-Nielsen, P. Rodriguez, and R. Teodorescu, "Power capability investigation based on electrothermal models of press-pack IGBT three-level NPC and ANPC VSCs for multimegawatt wind turbines," IEEE Trans. Power Electron., Vol. 27, No. 7, pp. 3195-3206, Jul. 2012.   DOI   ScienceOn
21 J. Pou, J. Zaragoza , S. Ceballos, M. Saeedifard, and D. Boroyevich," A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter," IEEE Trans. Power Electron., Vol. 27, No. 2,pp. 642-651, Feb. 2012.   DOI   ScienceOn
22 D. Andler, R. Alvarez, S. Bernet, and J.Rodriguez, "Experimental investigation of the commutations of a 3L-ANPC phase leg using 4.5-kV-5.5-kA IGCTs," IEEE Trans. Ind. Electron., Vol.60, No.11, pp. 4820-4830, Nov. 2013.   DOI   ScienceOn
23 J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. Sala, R. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of the low-frequency volt-age oscillations in the neutral point," IEEE Trans. Ind. Electron., Vol. 54, No. 4, pp. 2288-2294, Aug. 2007.   DOI   ScienceOn