DOI QR코드

DOI QR Code

Novel Carrier-Based PWM Strategy of a Three-Level NPC Voltage Source Converter without Low-Frequency Voltage Oscillation in the Neutral Point

  • Li, Ning (Department. of Electrical Engineering, Xi'an Jiaotong University) ;
  • Wang, Yue (Department. of Electrical Engineering, Xi'an Jiaotong University) ;
  • Lei, Wanjun (Department. of Electrical Engineering, Xi'an Jiaotong University) ;
  • Niu, Ruigen (Department. of Electrical Engineering, Xi'an Jiaotong University) ;
  • Wang, Zhao'an (Department. of Electrical Engineering, Xi'an Jiaotong University)
  • Received : 2014.01.09
  • Accepted : 2014.03.12
  • Published : 2014.05.20

Abstract

A novel carrier-based PWM (CBPWM) strategy of a three-level NPC converter is proposed in this paper. The novel strategy can eliminate the low-frequency neutral point (NP) voltage oscillation under the entire modulation index and full power factor. The basic principle of the novel strategy is introduced. The internal modulation wave relationship between the novel CBPWM strategy and traditional SPWM strategy is also studied. All 64 modulation wave solutions of the CBPWM strategy are derived. Furthermore, the proposed CBPWM strategy is compared with traditional SPWM strategy regarding the output phase voltage THD characteristics, DC voltage utilization ratio, and device switching losses. Comparison results show that the proposed strategy does not cause NP voltage oscillation. As a result, no low-frequency harmonics occur on output line-to-line voltage and phase current. The novel strategy also has higher DC voltage utilization ratio (15.47% higher than that of SPWM strategy), whereas it causes larger device switching losses (4/3 times of SPWM strategy). The effectiveness of the proposed modulation strategy is verified by simulation and experiment results.

Keywords

I. INTRODUCTION

Three-level NPC converter is one of the most commonly used multilevel converters, of which the main circuit is shown in Fig. 1. Compared with traditional two-level converter, three-level NPC converter has larger output power, smaller output phase voltage THD, less device voltage stress, and lower system EMI. Therefore, the latter is widely applied to high-power system, active power filter, and power system’s reactive power compensation [1]-[5].

Neutral point (NP) voltage generally has to be kept at Udc/2 for normal operation of a three-level NPC converter. However, obvious NP voltage oscillations occur in real systems because the NP current io is not zero in most cases. If the NP voltage is voltage will be unbalanced [6], [7]. The influence will be not controlled, oscillation will occur and the DC capacitor transferred to ac side; thus, low-frequency harmonics will appear in the output voltage.

Three methods can be used to control NP voltage oscillations. The first method is achieved by adding an additional hardware NP voltage control circuit in the system [8]. With energy absorbing and feedback from energy storage elements to DC capacitors, the NP voltage is clamped to Udc/2. However, this method increases the hardware cost and control complexity of the system. Therefore, this method is not commonly used in NPC converters.

The second method is to add a software NP voltage control scheme [9]-[11]. The control scheme normally modifies the reference signals or output switching states of the modulation strategy to eliminate NP voltage oscillation. In traditional three-level SPWM strategy, zero-sequence component injection scheme is typically used as an NP voltage control scheme. However, considering the fact that the amplitude of the final reference signals should not be greater than that of the carriers, the scheme cannot be used in high-modulation index and low-power factor situations [12]-[14].

The final scheme is to design a modified modulation strategy with a capability of DC voltage balance [15]. In [16] and [17], the low-frequency oscillation in NP voltage was eliminated using virtual vectors in space-vector modulation strategy. Nevertheless, the algorithm was finally implemented using a carrier-based PWM. This algorithm also has to deal with angles and trigonometric functions, which complicates its application. In [18] and [19], a three-level carrier-based PWM (CBPWM) strategy is proposed by dividing the single modulation signal of traditional three-level SPWM strategy into two decoupled signals. However, this strategy only gives a specific solution rather than all solutions to the two modulation waves. Moreover, they did not study the output THD performance, which is an important evaluation index.

The current study investigates a novel CBPWM strategy, which can eliminate low-frequency NP voltage oscillation with any modulation index and power factor. The remaining of this paper is divided into the following sections. Section II studies the modulation wave relationship between the novel strategy and traditional SPWM strategy based on voltage equivalent and NP voltage balance principle. Section III deduces 64 modulation wave solutions of the novel PWM strategy. Section IV analyzes the output phase voltage THD characteristics, DC voltage utilization ratio, and system device switching losses of the novel strategy. Section V verifies the correctness of the theoretical analysis by simulation and experiment results. Finally, Section VI concludes.

 

II. MODULATION WAVE RELATIONSHIP BETWEEN THE NOVEL STRATEGY AND THE SPWM STRATEGY OF A THREE-LEVEL NPC CONVERTER

The novel strategy is based on the use of two modulation signals for each phase of the converter, as shown in Fig. 2. The two modified modulation signals of each phase satisfy the following expression:

where Ux stands for the modulation wave of traditional SPWM strategy; Uxp and Uxn stand for the two modulation signals of the phase x (x = a, b, c) in the novel strategy. The signals with subscript p will only cross the upper carrier to control the switching devices Sx1 and Sx3, whereas the signals with subscript n will only cross the lower one to control the switching devices Sx2 and Sx4. Uxpmax and Uxnmin are the maximum and minimum values of the two modulation signals, respectively.

During modulation, the variable sxo defines whether the output state of the phase x is “O,” as shown in Fig. 1, sxo ∈ {0, 1}. When sxo has a unity value, the subsequent phase current ix will flow through NP; otherwise, the phase current ix has no effect on NP current. Therefore, the NP current io can be expressed as follows:

Fig. 1.Scheme of the three-level NPC voltage source. Converter.

To preserve NP voltage balance, the locally averaged NP current must be zero. Therefore, the averaged NP current, instead of the instantaneous current, must be utilized. The averaged NP current is obtained by using the moving average operator, which is expressed as follows:

Applying this operator to Equation (2), we have

where dxo = for x = {a, b, c}. and define the averaged NP and phase currents, respectively. Assuming that the frequency of the carriers in the novel strategy is higher than that of the modulation signals, the duty cycle dxo can be expressed as follows:

The following equation is obtained from Equations (2) to (5):

To remove the low-frequency NP voltage oscillation under any modulation index and power factor, the average NP current should always be zero. Given that the load is star-connected or triangle-connected (Fig. 1), no zero-sequence component exists in the current ix. Thus, the sum of the average phase currents ( ) is always zero, that is,

If

then Equation (6) would be

Considering that different circuits have varied load conditions and power factors, Equation (9) is a simple and useful solution of =0. Substituting Equation (9) into Equation (1), the two modulation signals of each phase in the novel CBPWM strategy are obtained as follows:

In this section, the relationship between the modulation wave Ux of traditional SPWM strategy and the modulation waves Uxp and Uxn of the CBPWM strategy is deduced, as shown in Equation (10). Only one variable (k) is presented in Equation (10). The solution of k will be studied in Section III.

 

III. MODULATION WAVE SOLUTIONS OF THE NOVEL PWM STRATEGY

In Section II, the expressions of modulation wave of the novel strategy have been deduced. The final problem is to find available solutions to k shown in Equation (10). An infinite number of solutions can generally be found. In the present section, solutions of k will be studied in detail.

In traditional three-level SPWM strategy, each phase has only one modulation signal. If Udc/2 is selected as the base value, the three-phase positive-sequence reference voltages Ua0, Ub0, and Uc0 in traditional SPWM strategy can be normalized as

where M is the modulation index, and ωs is the angular frequency of fundamental wave. To utilize DC voltage and improve the system DC voltage utilization ratio, a common method is to inject a zero-sequence voltage (Uz) into the three-phase reference voltages. Hence, the actual reference voltages can be given by

In this situation, the modulation waves Uxp and Uxn of the novel strategy can be expressed as Equation (13). Two variables k and Uz are presented in the equation. Their appropriate values will make Uxp and Uxn equal to their extreme values (0 or 1 for Uxp, 0 or −1 for Uxn), which are only the extreme values of the upper and lower carriers, as shown in Fig. 2. Consequently, the output switching state will remain unchanged, which will decrease the system switching losses. In such cases, kxy(j), which defines the solution of k when the value of modulation waves Uxy (x = a, b, c; y = p, n) is j (j = 1, 0, −1), is expressed as Equation (14).

Fig. 2.Diagram of the novel strategy of a three-level NPC.

In Equation (14), two values of kxy(j) can form simultaneous equations to solve the zero-sequence voltage (Uz). As a result, the variable Uz yields two solutions. The first solution (Uz1) is obtained by solving two simultaneous equations of kxy(j) of the same phase, as shown in Equation (15). The second solution [Uz2 in Equation (15)] is yielded by solving two simultaneous equations of kxy(j) of different phases. Further research shows that Uz1 will cause the duty cycle dxo equals to zero, which will make the three-level PWM strategy degenerate into two-level PWM strategy. Therefore, Uz1 should be eliminated.

The variables k and Uz in Equation (13) should realize the modulation waves Uxp and Uxn with values between their maximum and minimum. Thus, the appropriate k and Uz can be obtained with different ranges of ωst.

The solutions to k and Uz are piecewise functions, as shown in Equation (16). In each π/3 radian of ωst, k has two solutions, whereas Uz has only one solution. Totally, k has 64 solutions in each fundamental cycle. Most of these solutions will cause discontinuity of Uxp and Uxn. If Uxp and Uxn are continuous, they should satisfy Equation (17), where the subscripts “+” and “-” stand for the right and left limits of the signal, respectively. Only two solutions make Uxp and Uxn satisfy Equation (17), which are shown in Equation (18). Equation (19) and Fig. 3 show the continuous situation of Uxp and Uxn (x = a, b, c,) when the modulation index M equals 1. In other cases, Uxp and Uxn are discontinuous. Equation (20) and Fig. 4 show the discontinuous situations of Uxp and Uxn in the novel strategy (M = 1) when k satisfies Equation (21). As shown in Fis. 3 and 4, the modulation waves of the novel strategy remain the same (maximum or minimum) in 1/3 fundamental cycle.

Fig. 3.Continuous situations of Uxp and Uxn of the CBPWM strategy (M = 1).

Fig. 4.Discontinuous situations of Uxp and Uxn of the CBPWM strategy (M = 1).

In this part, the modulation wave solutions of the novel CBPWM strategy are discussed. In general, 64 modulation wave solutions are obtained, among which 2 are continuous and the other 62 are discontinuous. The system line-to-line voltage applying each of the 64 modulation wave solutions is the same as that of the traditional SPWM strategy because k and Uz are eliminated in the line-to-line voltage expression.

 

IV. CHARACTERISTIC ANALYSIS OF THE NOVEL STRATEGY

In Section III, the modulation wave solutions of the novel PWM strategy have been deduced. To give a comprehensive evaluation of the novel strategy, the characteristics of DC voltage utilization ratio, device switching losses, and output phase voltage THD characteristics are analyzed in the current section.

A. DC Voltage Utilization Ratio and Device Switching Losses of the Novel PWM Strategy

DC voltage utilization ratio is an important evaluation index of PWM strategy. This ratio equals to the ratio of fundamental amplitude of output line-to-line voltage and total DC voltage, that is,

where Uab1 is the fundamental amplitude of the output line-to-line voltage.

According to Equation (16), the expression of the zero-sequence voltage injected into the phase voltage is the same as the modulation wave difference between traditional three-level SVPWM strategy and SPWM strategy. As a result, the DC utilization ratio of the novel strategy (all of the 64 modulation wave solutions) is the same as that of the SVPWM strategy (15.47% higher than that of the three-level SPWM strategy).

System device losses are another important evaluation standard for modulation strategy. The preceding analysis indicates that the three-phase modulation waves of the proposed CBPWM strategy (all of the 64 modulation wave solutions) remain the extreme values in 1/3 fundamental cycle. As a result, the output switching states of each phase remain unchanged in 1/3 fundamental cycle. By contrast, when the three-level SPWM strategy is used, the output switching states of each phase remain the same in 1/2 fundamental cycle. Therefore, the total switching losses of the novel CBPWM strategy are 4/3 times of the traditional three-level SPWM strategy assuming that the system switching losses are proportional to the switching frequency.

B. Phase Voltage THD Characteristics of the Novel PWM Strategy

Output phase voltage (the earth point is the NP “O” in Fig. 1) THD characteristic is another important evaluation standard of modulation strategy. In this study, double-Fourier analysis is used to analyze the output phase voltage THD characteristic of the novel PWM strategy. The expression and coefficients of double-Fourier analysis are shown in Equations (23) and (24), respectively. In these equations, ωs stands for the modulation wave angular frequency, and ωc stands for the carrier-wave angular frequency. A00 is the coefficient of the zero-sequence components; A0n and B0n, Am0 and Bm0, and Cmn are the coefficients of baseband, carrier, and sideband harmonics, respectively.

During coefficient solving, the trigonometric-function integral that contains triangle variables [such as cos(ξcosθ) and sin(ξcosθ)] must frequently be solved. In these situations, Jacobi–Anger expansions, which are shown in Equation (25), can be used to expand the triangle variables into Bessel series forms [20].

Two modulation waves of each phase exist in the novel strategy. As a result, the double-Fourier analysis results of the two modulation waves should be added to obtain the phase voltage THD. Based on Equations (13) and (19), all of the 64 modulation wave solutions of the novel strategy have the same THD performance. The coefficients of harmonic components are shown in Equations (26) and (27).

Fig. 5 shows the output phase voltage THD performance of the novel PWM strategy when the modulation index (M) equals to 0.8 and 0.9. According to the output phase voltage waveform expressions (26) and (27) and Fig. 7, for a given value of M, the following findings are obtained:

Fig. 5.Diagram of phase voltage THD characteristics of the novel strategy.

1) Compared with the output phase voltage harmonic components of the traditional three-level SPWM strategy, the output phase voltage of the novel strategy also contains odd carrier harmonics, even sideband harmonics (n is even) around the odd carrier multiples (m is odd), and odd sideband harmonics (n is odd) around the even carrier multiples (m is even). The angular frequencies of the main harmonics are ωc, ωc±2 ωs, and 2 ωc± ωs. These components will be greatly reduced by output filter because their frequencies are higher than the fundamental frequency. The only difference is that 6i − 3 (i = 1, 2, 3…) multiples of baseband harmonics are remain in the output phase voltage because of the existence of zero-sequence component in the three-phase reference voltage. These low-frequency harmonics will not appear in the line-to-line voltage and phase current because the load is star-connected or triangle-connected.

2) With the increase of M, the output phase voltage THD of the novel strategy gradually decreases. This characteristic is consistent with traditional SPWM strategy.

3) The THD performances of the novel CBPWM strategy and traditional SPWM strategy are difficult to compare because the NP voltage oscillation caused by the SPWM strategy will influence its THD characteristic.

In this part, the DC voltage utilization ratio, device switching losses, and output phase voltage THD characteristics of the novel strategy are studied. Compared with traditional SPWM strategy, the novel PWM strategy has higher DC voltage utilization ratio but larger device switching losses. In terms of output phase voltage THD, the novel strategy does not cause NP voltage oscillations. The output phase voltage THD of the novel strategy is only influenced by the system modulation index (M). On the contrary, the output phase voltage THD of the SPWM strategy is influenced by the system modulation index (M) and NP voltage oscillations. Moreover, the output line-to-line voltage and phase current will not contain low-frequency harmonics if the novel PWM strategy is used.

 

V. SIMULATION AND EXPERIMENT VERIFICATIONS

The effect of the proposed novel PWM strategy is verified by simulation and experiment. The diagram of the simulation and experimental power circuits is shown in Fig. 1. The values of the dc-link voltage and capacitors are Udc = 400 V and C1 = C2 = 1000 μF, respectively. The load is connected to the three-level NPC VSC through an LCL filter (L1 = L2 = 3 mH, C = 17 uF) with star connection. The proposed novel CBPWM strategy is implemented in a fully digital system using a TMS320F2812 DSP. The switching frequency is 2 kHz.

Figs. 6 and 7 show the simulation results of output phase voltage (Uao), line voltage (Ubc), DC capacitor voltages (Uc1,2), and load current (ia,b,c) of the standard SPWM strategy and the novel PWM strategy proposed in this paper. The modulation index of the system is 0.8. Three-phase resistive load (R = 15 Ω, star-connected) and inductive load (L = 20 mH, star-connected) are used in Figs. 6 and 7, respectively. The modulation strategy changes from the SPWM strategy to the novel PWM strategy (k = k1) when t = 0.2 s. The simulation results indicate that the novel CBPWM strategy can completely eliminate the low-frequency NP voltage oscillation compared with traditional SPMW strategy.

Fig. 6.Simulation results of the standard SPWM and novel PWM strategies (resistor load, M = 0.8, k = k1).

Fig. 7.Simulation results of the standard SPWM and novel PWM strategies (inductive load, M = 0.8, k = k1).

Fig. 8 shows the contrastive experiment results of the standard SPWM and novel PWM strategies in different modulation indices (M = 0.8 and 0.9) with three-phase resistive load (R = 15 Ω, star-connected). Figs. 8(a) and(b) show the results obtained by applying the standard SPWM strategy. The variables shown are a line-to-line voltage Ucb, the output phase voltage Uao, the voltage on the DC capacitor Uc1, and the output load current ic. Figs. 8(c) to(j) show the same results when the proposed novel PWM strategy is applied. Table I shows the main harmonics of the experimental DC capacitor voltage results when traditional SPWM strategy and the novel PWM strategy are used. Fig. 8 and Table I indicate that significant low-fundamental frequency (the fundamental frequency is 50 Hz in this study) voltage oscillations occur on the DC capacitor when traditional SPWM strategy is used. Moreover, the DC components of the two DC capacitor voltages are not equal. When the novel PWM strategy is used, the voltage on the DC capacitor does not contain any low-frequency oscillation but only high-frequency ripples, which are related to the switching frequency. The unbalance of DC capacitor voltage is also greatly reduced. However, the switching frequencies of switching devices increase when the novel PWM strategy is applied compared with those when traditional SPWM strategy is used. The reason is that the two modulation waves in the novel PWM strategies are not clamped to their extreme values in half of the fundamental cycle.

Fig. 8.Experimental results of the standard SPWM and novel PWM strategies.

TABLE IMAIN HARMONIC COMPONENTS OF THE EXPERIMENTAL DC CAPACITOR VOLTAGES USING THE NOVEL PWM STRATEGY AND SPWM STRATEGY

Table II shows the THD characteristic comparison of the results of the experiment applying the novel PWM strategy. Tables I and II indicate that the four modulation wave solutions with the same modulation index (M) have the same THD characteristics, which is consistent with the preceding analysis.

TABLE IITHD CHARACTERISTIC COMPARISON OF THE RESULTS OF THE EXPERIMENT APPLYING THE NOVEL PWM STRATEGY

Three-phase inductive load (20 mH, star-connected) is used to confirm the DC voltage control effect of the novel PWM strategy under high-modulation index and low-power factor, in which the low-frequency NP voltage oscillations cannot be eliminated by traditional SPWM strategy with a zero-sequence component injection scheme [13]-[15]. Fig. 9(a) shows the experiment results of the traditional SPWM strategy, and those of the SPWM strategy with zero-sequence component injection are shown in Fig. 9(b). Figs. 9(c) and 9(d) show the experimental results when the novel PWM strategy is used. All of the four experimental results are obtained under the same system condition (Udc = 200 V, M = 0.8, power factor angle φ = 90°).

Fig. 9.Comparison of SPWM and the novel PWM strategy under high-modulation index and low-power factor (M = 0.8, cosφ = 0).

The experimental results indicate that when the system modulation index (M) is high and the output power factor is low, traditional SPWM strategy with zero-sequence component injection cannot eliminate the low-frequency oscillation existing in the DC capacitor voltage. The reason is that in such a case (M = 0.8, cosφ = 0), the maximum of the phase reference signal Ux (x = a, b, c), which is the sum of positive-sequence reference signal Ux0 and the zero-sequence component Uz, is larger than that of the carrier [13]-[15]. By contrast, the novel PWM strategy proposed in this paper can solve the problem very well.

 

VI. CONCLUSIONS

This paper presents a novel PWM strategy that can eliminate low-frequency NP voltage oscillations of a three-level NPC converter under any system modulation index and output power factor. The modulation wave relationship between the novel PWM strategy and traditional SPWM strategy is first investigated. The operation principle and modulation wave solving process of the proposed PWM strategy is then analyzed in details. The proposed PWM strategy are also compared with traditional SPWM strategy in terms of output phase voltage harmonic characteristic, device switching losses, and DC voltage utilization rate. Finally, numerical simulation and experiment results are given to verify the theoretical analysis.

With the proposed PWM strategy solutions, which can be directly implemented in a simple microprocessor and does not cause low-frequency voltage oscillation in the NP, three-level NPC VSC is a promising and competitive topology for wide range power conversion in renewable energy applications and many other low-power applications. The proposed PWM strategies can also be extended to the application of three-level NPC SVG, three-level NPC APF, and three-level ANPC VSI [21]–[23].

References

  1. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., Vol. 2, No. 2, pp. 28-39, Jun. 2008. https://doi.org/10.1109/MIE.2008.923519
  2. J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," in Proc. IEEE , Vol. 97, No. 11, pp. 1786-1817, Nov. 2009. https://doi.org/10.1109/JPROC.2009.2030235
  3. S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2553-2580, Aug. 2010. https://doi.org/10.1109/TIE.2010.2049719
  4. H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters-State of the art, challenges, and requirements in industrial applications," IEEE Trans. Ind. Electron. , Vol. 57, No. 8,pp. 2581-2596, Aug. 2010 https://doi.org/10.1109/TIE.2010.2043039
  5. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., Vol. A-17, No. 5, pp. 518-523,Sep./Oct. 1981.
  6. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., Vol. 15, No. 2,pp. 242-249, Mar. 2000.
  7. J. Pou, R. Pindado, D. Boroyevich, and P. Rodriguez, "Evaluation of the low-frequency neutral-point voltage oscillations in the three-level inverter," IEEE Trans. Ind. Electron. , Vol. 52, No. 6, pp. 1582-1588, Dec. 2005. https://doi.org/10.1109/TIE.2005.858723
  8. Salvador Ceballos, J. Pou, J. Zaragoza, Eider Robles, Jose Luis Villate, and Jose Luis Martin, "Fault-tolerant neutral-point-clamped converter solutions based on including a fourth resonant leg," IEEE Trans. Ind. Electron. , Vol. 58, No. 6, pp. 2293-2303, Dec. 2011.
  9. J. Pou, J. Zaragoza , S. Ceballos, M. Saeedifard, and D. Boroyevich," A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter," IEEE Trans. Power Electron., Vol. 27, No. 2,pp. 642-651, Feb. 2012. https://doi.org/10.1109/TPEL.2010.2050783
  10. Y. He, J. Liu, J. Tang, Z. Wang, and Y. Zou, "Theoretical analysis and control of DC neutral-point voltage balance of three-level inverters in active power filters," Journal of Power Electronics, Vol. 12, No. 2, pp.344-356, Mar. 2012 https://doi.org/10.6113/JPE.2012.12.2.344
  11. U.-M. Choi and K.-B. Lee, "Neutral-point voltage balancing method for three-level inverter systems with a time-offset estimation scheme," Journal of Power Electronics, Vol. 13, No. 2, 243-249, Mar. 2013 https://doi.org/10.6113/JPE.2013.13.2.243
  12. S. Qiang, L. Wenhua, Y. Qingguang, X. Xiaorong, and W. Zhonghong, "A neutral-point potential balancing algorithm for three-level NPC in-verters using analytically injected zero-sequence voltage," in Proc. IEEE Appl. Power. Electron. Conf., pp. 228-233, 2003.
  13. C. Wang and Y. Li, "Analysis and calculation of zero-sequence voltage considering neutral-point potential balancing in three-level npc converters," IEEE Trans. Ind. Electron., Vol. 57, No. 7,pp. 2262-2271, Jul. 2010. https://doi.org/10.1109/TIE.2009.2024093
  14. J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for carrier-based modulation in the neutral point-clamped converter," IEEE Trans. Ind. Electron., Vol. 56, No. 2,pp. 305-314, Feb. 2009. https://doi.org/10.1109/TIE.2008.2009195
  15. R. M. Tallam, R. Naik, and T. A. Nondahl, "A carrier-based PWM scheme for neutral-point voltage balancing in three-level inverters," IEEE Trans. Ind. Appl., Vol. 41, No. 6, pp. 1734-1743, Dec. 2005. https://doi.org/10.1109/TIA.2005.858283
  16. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM-A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., Vol. 2, No. 1, pp. 11-15, Mar. 2004. https://doi.org/10.1109/LPEL.2004.828445
  17. S. B. Monge, S. Somavilla, J. Bordonau, and D. Boroyevich, "Capacitor voltage balance for the Neutral-Point-Clamped converter using the virtual space vector concept with optimized spectral performance," IEEE Trans. Power Electron., Vol. 22, No. 4, pp. 1128-1135, Jul. 2007. https://doi.org/10.1109/TPEL.2007.900547
  18. J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. Sala, R. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of the low-frequency volt-age oscillations in the neutral point," IEEE Trans. Ind. Electron., Vol. 54, No. 4, pp. 2288-2294, Aug. 2007. https://doi.org/10.1109/TIE.2007.894788
  19. J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for carrier-based modulation in the neutral-point-clamped converter," IEEE Trans. Ind. Electron., Vol. 56, No. 2,pp. 305-314, Feb. 2009. https://doi.org/10.1109/TIE.2008.2009195
  20. D. G. Holmes and A. L. Thomas, Pulse width modulation for power converters: principles and practice, Hoboken, NJ: Wiley-IEEE Press, pp. 623-633, 2003.
  21. D. Andler, R. Alvarez, S. Bernet, and J.Rodriguez, "Experimental investigation of the commutations of a 3L-ANPC phase leg using 4.5-kV-5.5-kA IGCTs," IEEE Trans. Ind. Electron., Vol.60, No.11, pp. 4820-4830, Nov. 2013. https://doi.org/10.1109/TIE.2012.2227903
  22. J. Li, P. Fazio, A. Q. Huang, Z. Liang, and S. Bhattacharya, "Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives," IEEE Trans. Power Electron., Vol. 27, No. 2,pp. 519-533, Feb. 2012. https://doi.org/10.1109/TPEL.2011.2143430
  23. O. S. Senturk, L. Helle, S. Munk-Nielsen, P. Rodriguez, and R. Teodorescu, "Power capability investigation based on electrothermal models of press-pack IGBT three-level NPC and ANPC VSCs for multimegawatt wind turbines," IEEE Trans. Power Electron., Vol. 27, No. 7, pp. 3195-3206, Jul. 2012. https://doi.org/10.1109/TPEL.2011.2182661

Cited by

  1. Hybrid single-carrier-based pulse width modulation scheme for single-phase three-level neutral-point-clamped grid-side converters in electric railway traction vol.9, pp.13, 2016, https://doi.org/10.1049/iet-pel.2015.0656
  2. Grid-friendly Control Strategy with Dual Primary-Side Series-Connected Winding Transformers vol.16, pp.3, 2016, https://doi.org/10.6113/JPE.2016.16.3.960
  3. A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter vol.16, pp.4, 2016, https://doi.org/10.6113/JPE.2016.16.4.1504
  4. A New Direct Power Control Strategy for NPC Three-Level Voltage Source Rectifiers Using a Novel Vector Influence Table Method vol.15, pp.1, 2015, https://doi.org/10.6113/JPE.2015.15.1.106
  5. A Hybrid CBPWM Scheme for Single-Phase Three-Level Converters vol.16, pp.2, 2016, https://doi.org/10.6113/JPE.2016.16.2.480
  6. A Neutral-Point Voltage Balance Controller for the Equivalent SVPWM Strategy of NPC Three-Level Inverters vol.16, pp.6, 2016, https://doi.org/10.6113/JPE.2016.16.6.2109