• Title/Summary/Keyword: 3-D Integration

Search Result 818, Processing Time 0.035 seconds

A 3-Layered Information Integration System based on MDRs End Ontology (MDR과 온톨로지를 결합한 3계층 정보 통합 시스템)

  • Baik, Doo-Kwon;Choi, Yo-Han;Park, Sung-Kong;Lee, Jeong-Oog;Jeong, Dong-Won
    • The KIPS Transactions:PartD
    • /
    • v.10D no.2
    • /
    • pp.247-260
    • /
    • 2003
  • To share and standardize information, especially in the database environments, MDR (Metadata Registry) can be used to integrate various heterogeneous databases within a particular domain. But due to the discrepancies of data element representation between organizations, global information integration is not so easy. And users who are searching integrated information on the Web have limitation to obtain schema information for the underlying source databases. To solve those problems, in this paper, we present a 3-layered Information Integration System (LI2S) based on MDRs and Ontology. The purpose of proposed architecture is to define information integration model, which combine both of the nature of MDRs standard specification and functionality of ontology for the concept and relation. Adopting agent technology to the proposed model plays a key role to support the hierarchical and independent information integration architecture. Ontology is used as for a role of semantic network from which it extracts concept from the user query and the establishment of relationship between MDRs for the data element. (MDR and Knowledge Base are used as for the solution of discrepancies of data element representation between MDRs. Based on this architectural concept, LI2S was designed and implemented.

Inkjet Printing Process to Fabricate Non-sintered Low Loss Density for 3D Integration Technology (잉크젯 프린팅 공정을 이용한 3D Integration 집적 기술의 무소결 고충진 유전체막 제조)

  • Jang, Hun-Woo;Kim, Ji-Hoon;Koo, Eun-Hae;Kim, Hyo-Tae;Yoon, Young-Joon;Hwang, Hae-Jin;Kim, Jong-Hee
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.192-192
    • /
    • 2009
  • We have successfully demonstrated the inkjet printing process to fabricate $Al_2O_3$ thick films without a high temperature sintering process. A single solvent system had a coffee ring pattern after printing of $Al_2O_3$ dot, line and area. In order to fabricate the smooth surface of $Al_2O_3$ thick film, we have introduced a co-solvent system which has nano-sized $Al_2O_3$ powders in the mixture of Ethylene glycol monomethyl ester and Di propylene glycol methyl ether. This co-solvent system approached a uniform and dense deposition of $Al_2O_3$ powders on the substrate. The packing density of inkjet-printed $Al_2O_3$ films is more than 70% which is very high compared to the value obtained from the films synthesized by other conventional methods such as casting processes. The characterization of the inkjet-printed $Al_2O_3$ films has been implemented to investigate its thickness and roughness. Also the dielectric loss of the films has been measured to understand the feasibility of its application to 3D integration package substrate.

  • PDF

Fabrication of Ceramic 3D Integration Technology for Ink-jet Printing (Ink-jet Printing을 이용한 3D-Integration 구현)

  • Hwang, Myung-Sung;Kim, Ji-Hoon;Kim, Hyo-Tae;Yoon, Young-Joon;Kim, Jong-Hee;Moon, Joo-Ho
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.332-332
    • /
    • 2010
  • We have successfully demonstrated the inkjet printing method to create $Al_2O_3$ films withouWe have successfully demonstrated the inkjet printing method to create $Al_2O_3$ films without a high temperature sintering process. In order to remove the coffee ring effect in the ink drop, we have introduced a co-solvent system in order to create Marangoni flow in the ink drop, which leads to the dense packing of ceramic powders on the substrate during inkjet process. The packing density of the Inkjet-printed $Al_2O_3$ films is around 60% (max. 70%) which is very high compared to the value obtained from the same material films by other conventional methods such as film casting, dip coating process, etc. The voids inside the films (which are around 40% of the entire film volume) are filled with the polymer resin (Cyanate ester) by the infiltration process. This resin infiltration is also implemented by the inkjet printing process right after the Ah03 film ink-jetting process. The microstructures of the printed $Al_2O_3$ films are investigated by Scanning Electron Microscope (SEM) to understand the degree of packing density in the printed films. The inkjet-printed $Al_2O_3$ films have been characterized to investigate its thickness and roughness. Quality factor of the printed $Al_2O_3$ film is also measured to be over 300 at 1MHz.

  • PDF

Introduction of Selective Electrochemical Additive Manufacturing Technology and Consideration of Integration Method for PCB Mass Production Process (선택적 전기화학 3D 프린터 기술 소개 및 PCB 양산공정 적용방식 고찰)

  • Kim, Sung-Bin;Yoo, Bongyoung
    • Journal of the Korean institute of surface engineering
    • /
    • v.54 no.3
    • /
    • pp.158-163
    • /
    • 2021
  • Some studies on electrochemical additive manufacturing of metals were summarized in this technical report, and development status of selective electrochemical 3D printing technology was introduced. In order to apply it to the PCB mass production process, essential considerations how to overcome the fundamental problems, such as the sizing, process sequence and PCB process design have been described.

The Impedance Analysis of Multiple TSV-to-TSV (다중(multiple) TSV-to-TSV의 임피던스 해석)

  • Lee, Sihyun
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.7
    • /
    • pp.131-137
    • /
    • 2016
  • In this paper, we analyze the impedance analysis of vertical interconnection through-silicon vias (TSV) that is being studied for the purpose of improving the degree of integration and an electric feature in 3D IC. Also, it is to improve the performance and the degree of integration of the three-dimensional integrated circuit system which can exceed the limits of conventional two-dimensional a IC. In the future, TSV technology in full-chip 3-dimensional integrated circuit system design is very important, and a study on the electrical characteristics of the TSV for high-density and high-bandwidth system design is very important. Therefore, we study analyze the impedance influence of the TSV in accordance with the distance and frequency in a multiple TSV-to-TSV for the purpose of designing a full-chip three-dimensional IC. The results of this study also are applicable to semiconductor process tools and designed for the manufacture of a full-chip 3D IC.

A Study on Techniques for Evaluating Collision Acceleration of Rollingstock (열차의 충돌가속도 크기를 평가하기 위한 방법 연구)

  • Kim, Woon-Gon;Kim, Geo-Young;Koo, Jeong-Seo
    • Proceedings of the KSR Conference
    • /
    • 2009.05b
    • /
    • pp.233-237
    • /
    • 2009
  • In this study, we suggest that several approaches to evaluate the collision acceleration value of a car in the article 35 and the guideline 16 of Korean rolling stock safety regulation. There are various methods to evaluate collision acceleration such as; a displacement comparison method by the double integration of filtered acceleration data, a velocity comparison method by the integration of filtered acceleration data, an analysis method of time-velocity curve, or a differential method of time-velocity curve. We compared these methods one another using 1D dynamic simulation model composed of nonlinear dampers, springs and bars, and masses. Also, we applied these methods to a hybrid model, which is made of 3D shell element model and 2D collision dynamics model, in order to evaluate whether 1D force-displacement curve modeling for energy absorbing structures have an effect on the collision acceleration levels or not.

  • PDF

Integrating Digital Technology into Elementary Mathematics: Three Theoretical Perspectives

  • Yeo, Sheunghyun
    • Research in Mathematical Education
    • /
    • v.23 no.3
    • /
    • pp.165-179
    • /
    • 2020
  • In this article, the author's intent is to begin a conversation centered on the question: How was the integration of digital technology into elementary mathematics classrooms framed? In the first part of the discussion, the author provides a historical perspective of the development of theoretical perspectives of the integration of digital technology in learning mathematics. Then, the author describes three theoretical perspectives of the role of digital technology in mathematics education: microworlds, instrumental genesis, and semiotic mediation. Last, based on three different theoretical perspectives, the author concludes the article by asking the reader to think differently.

Characteristic of Through Silicon Via's Seed Layer Deposition and Via Filling (실리콘 관통형 Via(TSV)의 Seed Layer 증착 및 Via Filling 특성)

  • Lee, Hyunju;Choi, Manho;Kwon, Se-Hun;Lee, Jae-Ho;Kim, Yangdo
    • Korean Journal of Materials Research
    • /
    • v.23 no.10
    • /
    • pp.550-554
    • /
    • 2013
  • As continued scaling becomes increasingly difficult, 3D integration has emerged as a viable solution to achieve higher bandwidths and good power efficiency. 3D integration can be defined as a technology involving the stacking of multiple processed wafers containing integrated circuits on top of each other with vertical interconnects between the wafers. This type of 3D structure can improve performance levels, enable the integration of devices with incompatible process flows, and reduce form factors. Through silicon vias (TSVs), which directly connect stacked structures die-to-die, are an enabling technology for future 3D integrated systems. TSVs filled with copper using an electro-plating method are investigated in this study. DC and pulses are used as a current source for the electro-plating process as a means of via filling. A TiN barrier and Ru seed layers are deposited by plasma-enhanced atomic layer deposition (PEALD) with thicknesses of 10 and 30 nm, respectively. All samples electroplated by the DC current showed defects, even with additives. However, the samples electroplated by the pulse current showed defect-free super-filled via structures. The optimized condition for defect-free bottom-up super-filling was established by adjusting the additive concentrations in the basic plating solution of copper sulfate. The optimized concentrations of JGB and SPS were found to be 10 and 20 ppm, respectively.

Design Optimization of an Automotive Injection Molded Part for Minimizing Injection Pressure and Preventing Weldlines (사출압력 최소화와 웰드라인 방지를 위한 자동차용 사출성형 부품의 최적설계)

  • Park, Chang-Hyun;Pyo, Byung-Gi;Choi, Dong-Hoon;Koo, Man-Seo
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.19 no.1
    • /
    • pp.66-72
    • /
    • 2011
  • Injection pressure is an important factor in filling procedure for injection molded parts. In addition, weldlines should be avoided to successfully produce injection molded parts. In this study, we optimally obtained injection molding process parameters that minimize injection pressure. Then, we determined the thickness of the part to avoid weldlines. To solve the optimization problem proposed, we employed MAPS-3D (Mold Analysis and Plastics Solution-3 Dimension), a commercial CAE tool for injection molding analysis, and PIAnO (Process Integration, Automation, and Optimization) as a commercial PIDO (Process Integration and Design Optimization) tool. We integrated MAPS-3D into PIAnO, automated the analysis and design procedure, and performed optimization by employing PQRSM (Progressive Quadratic Response Surface Method) equipped in PIAnO. We successfully obtained optimization results, which demonstrates the effectiveness of our design method.