• Journal of Korea Society of Industrial Information Systems
• /
• v.21 no.1
• /
• pp.17-25
• /
• 2016

This paper proposes an ultra-low power design methodology for asynchronous circuits which combines with power switch structure used for reducing leakage current in the synchronous circuits. Compared to existing delay-insensitive asynchronous circuits such as static NCL and semi-static NCL, the proposed methodology provides the leakage power reduction in the NULL mode due to the high Vth of the power switches and the switching power reduction at the switching moment due to the smaller area even though it has a reasonable speed penalty. Therefore, it will become a low power design methodology required for IoT system design placing more value on power than speed. In this paper, the proposed methodology has been evaluated by a $4{\times}4$ multiplier designed using 0.11 um CMOS technology, and the simulation results have been compared to the conventional asynchronous circuits in terms of circuit delay, area, switching power and leakage power.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2000.11a
• /
• pp.328-332
• /
• 2000

본 논문에서는 기생 패치 구조와 적층 구조의 광대역 마이크로스트립 안테나에 평행 결합 선로 형태의 광대역 임피던스 정합 회로를 결합하여 쉽게 추가적인 임피던스 대역폭 개선을 얻을 수 있음을 제안하였다. 평행 결합 선로 형태의 광대역 임피던스 정합 회로 설계를 위하여 분포 회로 방식의 반복적인 방법을 제시하였고. 설계\ulcorner제작 결과 기생 패치 구조와 적층 구조에서 각각 56.23%와 16.45%의 추가적인 임피던스 대역폭 개선을 이룰 수 있었다. 그리고 방사 패턴과 측정된 이득을 보면 평행 결합 선로의 결합으로 인한 방사 패턴에서의 큰 변화는 보이지 않았고, 이득에서는 평행 결합 선로 부분의 커플링 손실로 인해 최대 이득이 약 1 dB 정도 감소하는 것을 확인할 수 있었다.

• Journal of IKEEE
• /
• v.17 no.3
• /
• pp.248-253
• /
• 2013

Frequency detector is a circuit that converts the frequency to a digital representation and finds its application in various fields such as modulator and synchronization circuitry. In this paper, a couple of first-order and second-order frequency discriminator structures are modeled and analyzed with their quantization noise sources. Also a delta-sigma frequency detector architecture is proposed. Through theoretical analysis and derived equations, the output noise is obtained, which is validated by simulation. The proposed all-digital frequency discriminator may be applied in the feedback path of the all-digital phase-locked loop.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2001.11a
• /
• pp.239-242
• /
• 2001

본 논문에서는 self-bias 구조를 갖는 소 신호 증폭기에 대해 논의된다 주파수 영역은 ISM band (Industria1/Scientific/Medical band) 인 무선 랜 (WLL : Wireless Local Loop) 대역 5.8GHz 에서 설계하였다. 제시된 self-bias 구조는 단일 전원만을 사용한다는 장점을 가지고 있으며 입력 단에서 RFC (λ/4 전송선로)를 제거하고 매칭 회로에서 단락 스터브를 사용함으로 구조를 간단히 하였다. 이러한 bias조건에서 FET의 이득은 11dB이고 회로 설계 후 측정 결과는 입력 반사 손실 -16.455dB, 이득은 8.095dB이다. 이 소 신호 증폭기는 간단한 구조로 구현된 장점 뿐 만 아니라 무선 랜 분야에서도 충분히 응용 될 수 있으리라 기대된다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.26 no.6B
• /
• pp.848-855
• /
• 2001

본 논문에서는 GHz 대역의 고속 클럭 신호를 필요로 하는 데이터 통신 시스템 분야에 응용될 수 있는 새로운 구조의 클럭 및 데이터 복원회로를 제안하였다. 제안된 회로는 고속의 데이터 전송시 주로 사용되는 NRZ 형태의 데이터 복원에 적합한 구조로서 NRZ 데이터가 주입될 경우에 위상동기 회로에 발생하는 주요 잡음원인인 high frequency jitter를 방지하기 위한 새로운 위상 검출구조를 갖추고 있어서 보다 안정적인 클럭을 제공할 수 있다. 또 가변적인 지연시간을 갖는 delay cell을 이용한 위상검출기를 제안하여 위상 검출기가 갖는 dead zone 문제를 없애고, 항상 최적의 동작을 수행하여 빠른 동기 시간을 갖도록 하였다. Gbps급 대용량의 데이터를 복원하기 위한 클럭 생성을 목표로 하여 CMOS 0.25$\mu\textrm{m}$ 공정을 사용하여 설계한 후 그 동작을 HSPICE post-layout simulation을 통해 검증하였다.

• Proceedings of the KIPE Conference
• /
• 2019.07a
• /
• pp.299-300
• /
• 2019

본 논문에서는 MVDC(Medium-Voltage DC) 차단기의 성능평가를 수행하기 위해 사용되는 단락 시험 설비의 새로운 구조를 제시한다. 단락 시험 설비는 직류 고전압과 고전류를 발생시키고 이러한 조건에서 차단기의 개폐 성능을 검증한다. 고전압과 고전류를 단일 회로로 합성하는 구조의 경우, 단락 시험 설비의 규모와 전력용량이 매우 크다. 제시하는 단락 시험 설비는 별개의 회로인 고전류원과 고전압원으로 구성된다. 각 회로에서 직류 고전압과 고전류를 발생시켜 단락 시험을 수행하는 구조이다. 제시하는 단락 시험 설비의 구조와 동작 원리를 설명하고 시뮬레이션 분석을 통하여 그 성능을 검증하였다.

• Journal of the Korean Institute of Telematics and Electronics S
• /
• v.35S no.9
• /
• pp.104-110
• /
• 1998

This paper proposes a architecture of the nonlinear echo canceller for the full-duplex transmission, which is easy to implement. The architecture is designed to cancel the nonlinear echo signals due to the hybrid or the data converter, as well as the linear echo signals, by adding a small number of taps to the FIR structure for the linear echo cancellation. The number of tap to be add depends on how much the linear echo signals are cancelled. A computer program for this architecture was written and run. Numerical results of the computer simulations show good performances on cancellations of the nonlinear echo signals by adding a small number of taps.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.4
• /
• pp.64-71
• /
• 2009

This paper presents an efficient frame synchronizer architecture using the common autocorrelator for Digital Video Broadcasting via Satellite, Second generation(DVB-S2). To achieve the satisfactory performance under severe channel conditions and the efficient hardware resource utilization of functional synchronization blocks which have been implemented, we propose a new efficient common autocorrelator structure. The proposed architecture can improve the performance of the frame and frequency synchronizer since each block operates jointly in parallel and significantly reduce the complexity of the frame synchronizer. Hence, The proposed architecture can ensure the decrease by about 92% multipliers and 81% adders compared with the direct implementation. Moreover, it has been thoroughly verified with an FPGA board and R&STM SFU broadcast test equipment and consists of 29,821 LUTs with XilinxTM Virtex IV LX200.

• The Journal of the Convergence on Culture Technology
• /
• v.6 no.4
• /
• pp.819-824
• /
• 2020

In this paper, we propose a new multiplexer using quantum dot cellular automata (QCA), a next-generation digital circuit design technology. A multiplexer among digital circuits is a circuit that selects one of the input signals and transfers the selected input to one line. Since it is used in many circuits such as D-flip-flops, resistors, and RAM cells, research has been conducted in various ways to date. However, the previously proposed planar structure multiplexer does not consider connectivity, and therefore, when designing a large circuit, it uses an area inefficiently. There was also a multiplexer proposed as a multi-layer structure, but it does not improve the area due to not considering the interaction between cells. Therefore, in this paper, we propose a new multiplexer that improves 38% area reduction, 17% cost reduction, and connectivity using a cell-to-cell interaction and multi-layer structure.

• Convergence Security Journal
• /
• v.12 no.4
• /
• pp.17-23
• /
• 2012

Recently, the research for cryptographic algorithm, in particular, a stream cipher has been actively conducted for wireless devices as growing use of wireless devices such as smartphone and tablet. LFSR based random number generator is widely used in stream cipher since it has simple architecture and it operates very fast. However, the conventional multi-LFSR RNG (random number generator) suffers from its hardware complexity as well as very closed correlation between the numbers generated. A leap-ahead LFSR was presented to solve these problems. However, it has another disadvantage that the maximum period of the generated random numbers are significantly decreased according to the relationship between the number of the stages of the LFSR and the number of the output bits of the RNG. This paper presents new leap-ahead LFSR architecture to prevent this decrease in the maximum period by applying segmentation technique to the conventional leap-ahead LFSR. The proposed architecture is implemented using VHDL and it is simulated in FPGA using Xilinx ISE 10.1, with a device Virtex 4, XC4VLX15. From the simulation results, the proposed architecture has only 20% hardware complexity but it can increases the maximum period of the generated random numbers by 40% compared to the conventional Leap-ahead archtecture.