1 |
J. Pangjun & S.S. Sapatnekar, "Low-power Clock Distribution Using Multiple Voltages and Reduced Swings," IEEE Trans. on VLSI Systems, Vol 10, pp. 309-318, 2002.
DOI
|
2 |
Huajun Chi, Sangman Kim, and Jusung Park, "Mixed Dual-rail Data Encoding Method Proposal and Verification for Low Power Asynchronous System Design," Journal of IEEK, Vol 51, No.7, pp. 66-102, 2014.
|
3 |
Myeong-Hoon Oh, "Design of QDI Model Based Encoder/Decoder Circuits for Low Delay-Power Product Data Transfers in GALS Systems," Journal of IEEK (SD), Vol 43, No.1, pp. 27-37, 2006.
|
4 |
P. A. Beerel, R. O. Ozdag and M. Ferretti, "A Designer's Guide to Asynchronous VLSI", Cambridge University Press, 2010.
|
5 |
Scott C. Smith, Jia Di, "Designing Asynchronous Circuits using NULL Convention Logic (NCL)," Morgan & Claypool Publishers, 2009.
|
6 |
F. A. Parsan, W. K. Al-Assadi, S. C. Smith, "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits," IEEE Trans. on VLSI Systems, Vol 22, Issue 1, pp.99-112, Jan. 2014.
DOI
|
7 |
Kyung Ki Kim, "Design and Implementation of low power ALU based on NCL (Null Convention Logic)," Journal of the Korea Industrial Information System Society , Vol 18, No.5, pp. 59-65, 2013.
|
8 |
K. Shi and D. Howard, "Challenges in sleep transistor design and implementation in low-power designs," in Proc. IEEE Design Automation Conf., pp. 113-116, July 2006.
|
9 |
M. Anis, S. Areibi and M. Elmasry, "Design and optimization of multi-threshold CMOS (MTCMOS) circuits," IEEE Tran. on CAD of Integrated Circuits and Systems, Vol. 22, No. 10, pp. 1324-1242, Oct. 2003.
DOI
|
10 |
H. W. Lee, H. J. Lee, J. K. Woo, W. Y. Shin, S. Kim, "Power-gating structure with virtual power-rail monitoring mechanism," Journal of Semiconductor Technology and Science, Vol 8 No.2, pp. 110-181, June 2008.
|
11 |
Kyung Ki Kim, "Delay Insensitive Asynchronous Circuit Design Based on New High-Speed NCL Cells," Journal of the Korea Industrial Information System Society , Vol 19, No.6, pp. 1-6, 2014.
|
12 |
Wook Hun Hong, Kyung Ki Kim, "Design of Ultra Low-Voltage NCL Circuits in Nanoscale MOSFET Technology," Journal of the Korea Industrial Information System Society , Vol 17, No.4, pp. 17-23, 2012.
|
13 |
F. A. Parsan and S. C. Smith, "CMOS Implementation of Static Threshold Gates with Hysteresis: A New Approach," IEEE MWSCAS, pp.394-397, Aug. 2012.
|