• Title/Summary/Keyword: 피드백 공정

Search Result 142, Processing Time 0.028 seconds

Determination of coagulant input rate in water purification plant using K-means algorithm and GBR algorithm (K-means 알고리즘과 GBR 알고리즘을 이용한 정수장 응집제 투입률 결정 기법)

  • Kim, Jinyoung;Kang, Bokseon;Jung, Hoekyung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.6
    • /
    • pp.792-798
    • /
    • 2021
  • In this paper, an algorithm for determining the coagulant input rate in the drug-injection tank during the process of the water purification plant was derived through big data analysis and prediction based on artificial intelligence. In addition, analysis of big data technology and AI algorithm application methods and existing academic and technical data were reviewed to analyze and review application cases in similar fields. Through this, the goal was to develop an algorithm for determining the coagulant input rate and to present the optimal input rate through autonomous driving simulator and pilot operation of the coagulant input process. Through this study, the coagulant injection rate, which is an output variable, is determined based on various input variables, and it is developed to simulate the relationship pattern between the input variable and the output variable and apply the learned pattern to the decision-making pattern of water plant operating workers.

Design of CMOS Optical Link Receiver for FTTH (FTTH용 CMOS Optical Link Receiver의 설계)

  • Kim Kyu-Chull
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.1
    • /
    • pp.47-52
    • /
    • 2004
  • This paper presents a CMOS optical receiver design featuring wide input dynamic range and low bit error rate suitable for FTTH application. We achieved 60dB input dynamic range for up to 100Mbps by controlling the PMOS feedback resistance of transimpedance preamplifier according to its output signal level. Auto-bias circuit is designed in current mirror configuration to minimize duty error. Circuit simulation has been performed using 2-poly, 3-metal, 0.6um CMOS process parameters. The designed receiver consumes less than 130mW at 100Mbps with 5V power supply.

A Novel Electrostatic Discharge (ESD) Protection Device by Current Feedback Using $0.18\;{\mu}m$ Process ($0.18\;{\mu}m$ 공정에서 전류 피드백을 이용한 새로운 구조의 정전기 보호 소자에 관한 연구)

  • Bae, Young-Seok;Lee, Jae-In;Jung, Eun-Sik;Sung, Man-Young
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.3-4
    • /
    • 2009
  • As device process technology advances, effective channel length, the thickness of gate oxide, and supply voltage decreases. This paper describes a novel electrostatic discharge (ESD) protection device which has current feedback for high ESD immunity. A conventional Gate-Grounded NMOS (GGNMOS) transistor has only one ESD current path, which makes, the core circuit be in the safe region, so an GGNMOS transistor has low current immunity compared with our device which has current feedback path. To simulate our device, we use conventional $0.18\;{\mu}m$ technology parameters with a gate oxide thickness of $43\;{\AA}$ and power supply voltage of 1.8 V. Our simulation results indicate that the area of our ESD protection, device can be smaller than a GGNMOS transistor, and ESD immunity is better than a GGNMOS transistor.

  • PDF

Analyses of structural dynamic characteristics and end milling in a vertical machining center (금형 가공기의 엔드밀 가공 및 구조 동특성 해석)

  • 이신영;김성걸;이장무
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.14 no.3
    • /
    • pp.66-74
    • /
    • 1997
  • In a high speed and high precision vertical machining center, chatter vibration is easily generated due to unbalanced masses in rotating parts and changtes of cutting forces. In this paper, modal test is performed to obtain modal parameters of the vertical machining center. In order to predit the cutting force of endmilling process for various cutting conditions, a mathematical model is given and this model is based on chip load, cutting geometry, and relationship between cutting forces and the chip load. Specific cutting constants of the model are obtained by averaging forces of cutting tests. The interactions between the dy- namic characteristics and cutting dynamics of the vertical machining center make the primary and the secondary feedback loops, and we make use of the equations of system to predict the chatter vibration. The chatter prediction is formulated as linear differential-differene equations, and simulated for several cases. Trends of vibration as radial and axial depths of cut are changed are shown and compared.

  • PDF

A Study on the State-of-the-Art of 3D Printers (3D 프린터의 활용 및 현황 고찰)

  • Choi, Eun-Ji;Kim, Sang-A;Bae, Ji-Yoon;Kwon, Yeon-Ju;Lee, Kang-Hee
    • Proceedings of the Korean Society of Computer Information Conference
    • /
    • 2013.07a
    • /
    • pp.385-388
    • /
    • 2013
  • 본 논문에서는 3D 프린터의 다양한 활용분야를 소개한다. 3D 프린터의 원래의 목적은 상품을 내놓기 전 시제품을 만들기 위해서였으나 최근 들어 그 활용분야가 공업, 의료, 실생활 분야로 넓혀지고 있다. 공업 분야에서는 한 장씩 레이어를 쌓아가는 3D 프린터의 장점을 이용해 보다 정밀하고 세밀한 공정이 가능해 진다. 이러한 특성은 기존의 방식보다 진행시간을 5~10배 이상 단축시켜 제품개발에 소요되는 비용과 노력을 절감하는 뛰어난 효율성을 보여준다. 의료분야에서는 3D모형물을 그대로 제작할 수 있기 때문에 인간의 신체와 보다 흡사한 보형물을 만들 수 있다. 나아가 3D프린터가 상용화 된다면 판매사가 제공하는 3D 콘텐츠를 사용자가 쉽게 이해하고 이에 따른 피드백을 받아 빠르게 제품생산에 이용할 수 있어 상품에 대한 만족도를 높일 수 있게 된다.

  • PDF

The Design of a Low Power and Wide Swing Charge Pump Circuit for Phase Locked Loop (넓은 출력 전압 범위를 갖는 위상동기루프를 위한 저전압 Charge Pump 회로 설계)

  • Pu, Young-Gun;Ko, Dong-Hyun;Kim, Sang-Woo;Park, Joon-Sung;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.8
    • /
    • pp.44-47
    • /
    • 2008
  • In this paper, a new circuit is proposed to minimize the charging and discharging current mismatch in charge pump for UWB PLL application. By adding a common-gate and a common-source amplifier and building the feedback voltage regulator, the high driving charge pump currents are accomplished. The proposed circuit has a wide operation voltage range, which ensures its good performance under the low power supply. The circuit has been implemented in an IBM 0.13um CMOS technology with 1.2V power supply. To evaluate the design effectiveness, some comparisons have been conducted against other circuits in the literature.

Hardware Implementation of Binary Arithmetic Decoder in HEVC CABAC Decoder (HEVC CABAC 복호화기의 이진 산술 복호화기 설계)

  • Kim, Sohyun;Kim, Doohwan;Lee, Seongsoo
    • Journal of IKEEE
    • /
    • v.20 no.4
    • /
    • pp.435-438
    • /
    • 2016
  • HEVC CABAC binary arithmetic decoder operates in three decoding modes i.e. regular, bypass, and termination modes, where their decoding operations and time differ a lot. Furthermore, when renormalization occurs, its internal feedback loop induces large delay. In this paper, a binary arithmetic decoder was designed to solve this problem. In advance, it checks all range values with possible renormalization. When renormalization occurs, it immediately updates range value and finishes all calculation in a cycle. When implemented in 0.18 um process technology, its maximum operating frequency and gate counts are 215 MHz and 5,423 gates, respectively.

Design of a 99dB DR single-bit 4th-order High Performance Delta-Sigma Modulator (99dB의 DR를 갖는 단일-비트 4차 고성능 델타-시그마 모듈레이터 설계)

  • Choi, Young-Kil;Roh, Hyung-Dong;Byun, San-Ho;Nam, Hyun-Seok;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.2
    • /
    • pp.25-33
    • /
    • 2007
  • In this paper, a fourth-order single-bit delta-sigma modulator is presented and implemented. The loop-filter is composed of both feedback and feedforward paths. Measurement results show that maximum 99dB dynamic range is achievable at a clock rate of 3.2MHz for 20kHz baseband. The proposed modulator has been fabricated in a $0.18{\mu}m$ standard CMOS process.

Equipment Maintenance Environment Based on Field-Data of Root Industry by Manufacturing-Field Analysis (뿌리산업 제조현장 체계분석 및 데이터 기반 설비보전 환경구축)

  • Kim, Dong-Hong;Song, Jun-Yeob
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.34 no.1
    • /
    • pp.19-22
    • /
    • 2017
  • This paper describes the efficient equipment maintenance that can offer the exact time for repair and change of component in root industry. A conventional method offered the fixed time for repair and change of component because the method is based on early guarantee specification of the component. However the operating condition of manufacturing field is often under worse condition than early guarantee condition for high productivity. So, most components can't use until early guarantee time due to the operation of various different condition. Therefore we suggest the useful method for efficient equipment-maintenance by manufacturing-field analysis and feedback database. For this, the classification of root industry and related equipment is performed and then the detail classification of the process and component for equipment maintenance. And the monitoring module is also designed to gather data for feedback process and the environment is basically implemented for aging and reliability test.

5Gbps CMOS Adaptive Feed-Forward Equalizer Using Phase Detector Output for Backplane Applications (위상 검출기 출력을 이용한 백플레인용 5Gbps CMOS 적응형 피드포워드 이퀄라이저)

  • Lee, Gi-Hyeok;Seong, Chang-Gyeong;Choi, U-Yeong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.5
    • /
    • pp.50-57
    • /
    • 2007
  • A 5Gbps CMOS adaptive feed-forward equalizer designed for backplane applications is described. The equalizer has adaptive feedback circuits to control the compensating gain of the equalizing filter, which uses a phase detector in clock recovery circuit to detect ISI (Inter-Symbol Interference) level. This makes the equalizer operate adaptively for a various channel length of backplane environments.