Browse > Article

5Gbps CMOS Adaptive Feed-Forward Equalizer Using Phase Detector Output for Backplane Applications  

Lee, Gi-Hyeok (Department of Electrical and Electronic Engineering, Yonsei University)
Seong, Chang-Gyeong (Department of Electrical and Electronic Engineering, Yonsei University)
Choi, U-Yeong (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.5, 2007 , pp. 50-57 More about this Journal
Abstract
A 5Gbps CMOS　adaptive feed-forward equalizer designed for backplane applications is described. The equalizer has adaptive feedback circuits to control the compensating gain of the equalizing filter, which uses a phase detector in clock recovery circuit to detect ISI (Inter-Symbol Interference) level. This makes the equalizer operate adaptively for a various channel length of backplane environments.
Keywords
feed-forward equalizer; phase detector; adaptive circuit; clock recovery circuit; backplane;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. K. Seong, S. W. Lee and W. Y. Choi, 'A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution', IEICE Trans. Electron., vol.E90-c, no.1, pp. 165-170, Jan. 2007   DOI
2 A. C. Carusone, 'An Equalizer Adaptation Algorithm to Reduce Jitter in Binary Receivers', IEEE Trans. on Circuits Syst II, vol.53, no.9, Sept. 2006   DOI   ScienceOn
3 B. Razavi, 'Design of Integrated Circuits for Optical Communications', McGraw Hill, 2003
4 S. Gondi, J. Lee, D. Takeuchi and B. Razavi, 'A 10Gb/s CMOS Adaptive Equalizer for Backplane Applications,' ISSCC Dig. Tech. Paper, pp. 328-329, Feb., 2005   DOI
5 A. C. Carusone, 'Analog Adaptive Filters.' tutorial at the IEEE Int. Symp. Circuits and Syst. May 2003
6 N. Krishnapura, et al., 'A 5Gb/s NRZ Transceiver with Adaptive Equalization for Backplane Transmission', ISSCC Dig. Tech. Paper, pp. 60-61, Feb., 2005   DOI
7 R. Payne, et al., 'A 6.25-Gb/s Binary Transceiver in $0.13-{\mu}m$ CMOS for Serial Data Transmission Across High Loss Legacy Backplane Channels', IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2646-2657, Dec. 2005   DOI   ScienceOn
8 J. S. Choi, M. S. Hwang and D. K. Jeong. 'A $0.18{\mu}mm$ CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method.', IEEE J. Solid-State Circuits, vol. 39, pp. 419-425, March 2004   DOI   ScienceOn