Browse > Article

The Design of a Low Power and Wide Swing Charge Pump Circuit for Phase Locked Loop  

Pu, Young-Gun (Department of Electronic Engineering, Konkuk University)
Ko, Dong-Hyun (Department of Electronic Engineering, Konkuk University)
Kim, Sang-Woo (Department of Electronic Engineering, Konkuk University)
Park, Joon-Sung (Department of Electronic Engineering, Konkuk University)
Lee, Kang-Yoon (Department of Electronic Engineering, Konkuk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.8, 2008 , pp. 44-47 More about this Journal
Abstract
In this paper, a new circuit is proposed to minimize the charging and discharging current mismatch in charge pump for UWB PLL application. By adding a common-gate and a common-source amplifier and building the feedback voltage regulator, the high driving charge pump currents are accomplished. The proposed circuit has a wide operation voltage range, which ensures its good performance under the low power supply. The circuit has been implemented in an IBM 0.13um CMOS technology with 1.2V power supply. To evaluate the design effectiveness, some comparisons have been conducted against other circuits in the literature.
Keywords
Charge pump; PLL; CMOS; Wide Swing; UWB;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. S. Lee and M. S. Keel, S. Lim and S. Kim, "Charge Pump with Perfect Current Matching Characteristics in Phase-Locked Loop", Electronics Letters, Vol. 36, No.23, November 2000, pp. 1907-1908   DOI   ScienceOn
2 K. S. Ha and L. S. Kim, "Charge-Pump Reducing Current Mismatch in DLLs and PLLs", Proc. IEEE International Symposium on Circuit and Systems (ISCAS), 2006
3 Y. S. Choi and D. H. Han, "Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop", IEEE Trans. on Circuits and Systems-II Express Briefs, Vol.53, No. 10, October 2006. pp. 1022-1025   DOI   ScienceOn
4 S. F. Cheng, H. T. Tong, J. S. Martinez, A. I. Karsilayan, "Design and Analysis of an Ultrahigh- Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching", IEEE Trans. on Circuits and Systems-II Express Briefs, Vol.53, No. 9, September 2006, pp. 843-847   DOI   ScienceOn
5 P. E. Allen and D. R. Holberg, "CMOS Analog Circuit Design-second edition", Oxford University Press, 2002
6 B. Bahreyni and I. M. Filanovsky, "A 2.5-10-GHz Clock Multiplier Unit with 0.22ps RMS Jitter in Standard 0.18um CMOS", IEEE J. Solid State Circuits, Vol.39, No.11, pp. 1862-1872, November 2004   DOI   ScienceOn
7 B. Terlemez and J.P.Uyemura, "The Design of a Differential CMOS Charge Pump for High Performance Phase-Locked Loops", Proc. IEEE International Symposium on Circuit and Systems (ISCAS), 2004