• Title/Summary/Keyword: 장벽 파라미터

Search Result 29, Processing Time 0.023 seconds

$SiO_2/Si_3N_4/SiO_2$ 터널장벽을 갖는 WSi2 나노입자 메모리소자의 전하누설 근원분석

  • Lee, Dong-Uk;Lee, Hyo-Jun;Han, Dong-Seok;Kim, Eun-Gyu;Yu, Hui-Uk;Jo, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.193-193
    • /
    • 2010
  • 서로 다른 유전 물질을 이용하여 다층구조의 터널장벽을 이용하여 비휘발성 메모리 소자의 동작 특성 및 전하보존 특성을 향상시킬 수 있음이 보고되었다.[1-3] 본 연구에서는 $SiO_2/Si_3N_4/SiO_2$구조의 다층 구조의 터널 장벽을 이용하여 $WSi_2$ 나노 입자 비휘발성 메모리 소자를 제작하였다. P-형 Si 기판에 100 nm 두께의 Poly-Si 박막을 증착시켜 소스, 드레인 및 게이트 영역을 포토 리소그래피를 이용하여 형성하였다. $SiO_2/Si_3N_4/SiO_2$(ONO) 터널장벽은 CVD (chemical vapor deposition) 장치로 각각 2 nm, 2 nm 와 3 nm 두께로 형성하였으며, 그 위에 $WSi_2$ 박막을 3~4 nm 마그내트론 스퍼터링 방법으로 증착하였다. ONO 터널 장벽구조 위에 $WSi_2$나노입자를 형성시키기 위해, $N_2$분위기에서 급속열처리 방법을 이용하여 $900^{\circ}C$에서 1분간 열처리를 하였다. 마지막으로 20 nm 두께의 컨트롤 절연막을 초고진공 스퍼터를 이용하여 증착하고, Al 박막을 200 nm 두께로 증착하였다. 여기서. 제작된 메모리 소자의 게이트 길이와 선폭은 모두 $10\;{\mu}m$ 이다. 비휘발성 메모리 소자의 전기적 특성은 HP 4156A 반도체 파라미터 장비, Agilent 81104 A 80MHz 펄스/패턴 발생기를 이용하였다. 또한 전하 저장 터널링 메커니즘과, 전하누설의 원인을 분석하고 소자의 열적 안정성을 확인하기 위하여 $25^{\circ}C$ 에서 $125^{\circ}C$ 로 온도를 변화시켜 외부로 방출되는 전하의 활성화 에너지를 확인하여 누설근원을 확인하였다.

  • PDF

Kinetics of Base Hydrolysis of Some Chromen-2-one Indicator Dyes in Different Solvents at Different Temperatures (여러 온도 및 용매 하에서 수행된 chromen-2-one 지시약 염료들의 염기성 가수분해 반응에 대한 속도론적 연구)

  • Abu-Gharib, Ezz A.;EL-Khatib, Rafat M.;Nassr, Lobna A.E.;Abu-Dief, Ahmed M.
    • Journal of the Korean Chemical Society
    • /
    • v.55 no.3
    • /
    • pp.346-353
    • /
    • 2011
  • Base hydrolysis of 7-hydroxy-2H-chromen-2-one (HC) and 7-hydroxy-2H-chromen-2-one-4-acetic acid (HCA) in aqueous-methanol and aqueous-acetone mixtures were studied kinetically at temperature range from 283 to 313 K. The activation parameters of the reactions were evaluated and discussed. Moreover, the change in the activation energy barrier of the investigated compounds from water to water-methanol and water-acetone mixtures was estimated from the kinetic data. It is observed that the change in activation barriers is more or less the same for the hydrolysis of HC and HCA. Base hydrolysis of HC and HCA follows a rate law with $k_{obs}=k_2[OH^-]$. The decrease in the rate constants of HC and HCA as the proportion of methanol or acetone increases is due to the destabilization of $OH^-$ ion. The high negative values of entropy of activation support the proposal mechanism, i.e. the investigated reaction takes place via the formation of an intermediate complex. Moreover, these values refer to the rigidity and stability of the intermediate complex. Thus, the ring opening of the intermediate complex would be the rate controlling step.

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET Using Gaussian Distribution (가우스분포를 이용한 이중게이트 MOSFET의 드레인유기장벽감소 분석)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.2
    • /
    • pp.325-330
    • /
    • 2012
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET to be next-generation devices. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. DIBL has been investigated according to projected range and standard projected deviation as variables of Gaussian function, and channel structure and channel doping intensity as device parameter. Since the validity of this analytical potential distribution model derived from Poisson's equation has already been proved in previous papers, DIBL has been analyzed using this model. Resultly, DIBL has been greatly changed for channel structure and doping concentration.

Dependence of Drain Induced Barrier Lowering for Doping Profile of Channel in Double Gate MOSFET (이중게이트 MOSFET에서 채널내 도핑분포에 대한 드레인유기장벽감소 의존성)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.9
    • /
    • pp.2000-2006
    • /
    • 2011
  • In this paper, the drain induced barrier lowering(DIBL) for doping distribution in the channel has been analyzed for double gate MOSFET(DGMOSFET). The DGMOSFET is extensively been studing because of adventages to be able to reduce the short channel effects(SCEs) to occur in convensional MOSFET. DIBL is SCE known as reduction of threshold voltage due to variation of energy band by high drain voltage. This DIBL has been analyzed for structural parameter and variation of channel doping profile for DGMOSFET. For this object, The analytical model of Poisson equation has been derived from Gaussian doping distribution for DGMOSFET. To verify potential and DIBL models based on this analytical Poisson's equation, the results have been compared with those of the numerical Poisson's equation, and DIBL for DGMOSFET has been investigated using this models.

Drain Induced Barrier Lowering of Asymmetric Double Gate MOSFET for Channel Doping Profile (비대칭 DGMOSFET의 도핑분포함수에 따른 DIBL)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.11
    • /
    • pp.2643-2648
    • /
    • 2015
  • This paper analyzes the phenomenon of drain induced barrier lowering(DIBL) for doping profiles in channel of asymmetric double gate(DG) MOSFET. The DIBL, the important short channel effect, is described as lowering of source barrier height by drain voltage. The analytical potential distribution is derived from Poisson's equation to analyze the DIBL, and the DIBL is observed according to the change of doping profile to influence on potential distribution. As a results, the DIBL is significantly influenced by projected range and standard projected deviation, the variables of channel doping profiles. The change of DIBL shows greatly in the range of high doping concentration such as $10^{18}/cm^3$. The DIBL increases with decrease of channel length and increase of channel thickness, and with increase of bottom gate voltage and top/bottom gate oxide film thickness.

A Study on the Construction of a Real-time Sign-language Communication System between Korean and Japanese Using 3D Model on the Internet (인터넷상에 3차원 모델을 이용한 한-일간 실시간 수화 통신 시스템의 구축을 위한 기초적인 검토)

  • Kim, Sang-Woon;Oh, Ji-Young;Aoki, Yoshinao
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.7
    • /
    • pp.71-80
    • /
    • 1999
  • Sign-language communication can be a useful way of exchanging message between people who using different languages. In this paper, we report an experimental survey on the construction of a Korean-Japanese sign-language communication system using 3D model. For real-time communication, we introduced an intelligent communication method and built the system as a client-server architecture on the Internet. A character model is stored previously in the clients and a series of animation parameters are sent instead of real image data. The input-sentence is converted into a series of parameters of Korean sign language or Japanese sign language at server. The parameters are transmitted to clients and used for generating the animation. We also employ the emotional expressions, variable frames allocation method, and a cubic spline interpolation for the purpose of enhancing the reality of animation. The proposed system is implemented with Visual $C^{++}$ and Open Inventor library on Windows platform. Experimental results show a possibility that the system could be used as a non-verbal communication means beyond the linguistic barrier.

  • PDF

Reliability Analysis in PtSi-nSi Devices with Concentration Variations of Junction Parts (접합 부분의 농도 변화를 갖는 PtSi-nSi 소자에서 신뢰성 분석)

  • 이용재
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.3 no.1
    • /
    • pp.229-234
    • /
    • 1999
  • We analyzed the reliability characteristics in platinum schottky diodes with variations of n-type silicon substrates concentrations and temperature variations of measurements. The parameters of reliability measurement analysis are saturation current. turn-on voltage and ideality factor in the forward bias, the breakdown voltage in the reverse bias with device shapes. The shape of devices are square type and long rectangular type for edge effect. As a result, we analyzed that the forward turn-on voltage, barrier height, dynamic resistance and reverse breakdown voltage were decreased but ideality factor and saturation current were increased by increased concentration in platinum and n-silicon junction parts. In measurement temperature(RT, $50^{\circ}C$, $75^{\circ}C$), the extracted electrical parameter values of reliability characteristics were increased at the higher temperature under the forward and reverse bias. The long rectangular type devices were more decreased than the square type in reverse breakdown voltage by tunneling effects of edge part.

  • PDF

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET Using Gaussian Distribution (가우스분포를 이용한 이중게이트 MOSFET의 드레인유기장벽감소분석)

  • Jung, Hak-Kee;Han, Ji-Hyung;Jeong, Dong-Soo;Lee, Jong-In;Kwon, Oh-Shin
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.10a
    • /
    • pp.878-881
    • /
    • 2011
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET to be next-generation devices. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. DIBL has been investigated according to projected range and standard projected deviation as variables of Gaussian function, and channel thickness and channel doping intensity as device parameter. Since the validity of this analytical potential distribution model derived from Poisson's equation has already been proved in previous papers, DIBL has been analyzed using this model.

  • PDF

The Results Comparison of Measurement and Simulations in ISL(Integrated Schottky Logic) Gate (ISL 게이트에서 측정과 시뮬레이션의 결과 비교)

  • 이용재
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.5 no.1
    • /
    • pp.157-165
    • /
    • 2001
  • We analyzed the electrical characteristics of platinum silicide schottky junction to develope the voltage swing in Integrated Schottky Logic gates, and simulated the characteristics with the programs in this junctions. Simulation programs for analytic characteristics are the Medichi tool for device structure, Matlab for modeling and SUPREM V for fabrication process. The silicide junctions consist of PtSi and variable silicon substrate concentrations in ISL gates. Input parameters for simulation characteristics were the same conditions as process steps of the device farications process. The analitic electrical characteristics were the turn-on voltage, saturation current, ideality factor in forward bias, and has shown the results of breakdown voltage between actual characteristics and simulation characteristics in reverse bias. As a result, the forward turn-on voltage, reverse breakdown voltage, barrier height were decreased but saturation current and ideality factor were increased by substrates increased concentration variations.

  • PDF

The Modeling of ISL(Intergrated Schottky Logic) Characteristics by Computer Simulations (컴퓨터 시뮬레이션에 의한 ISL 특성의 모델링)

  • 김태석
    • Journal of Korea Multimedia Society
    • /
    • v.3 no.5
    • /
    • pp.535-541
    • /
    • 2000
  • In this paper, we analyzed the characteristics of schottky junction to develop the voltage swing of ISL, and simulated the characteristics with the programs at this junctions. Simulation programs for analytic characteristics are the SUPREM V, SPICE, Medichi, Matlab. The schottky junction is rectifier contact between platinum silicide and silicon, the characteristics with programs has simulated the same conditions. The analytic parameters were the turn-on voltage, saturation current, ideality factor in forward bias, and has shown the results of breakdown voltage between actual characteristics and simulation characteristics in reverse bias. As a result, th forward turn-on voltage, reverse breakdown voltage, barrier height were decreased but saturation current and ideality factor were increased by substrates increased concentration variations.

  • PDF