• Proceedings of the Korean Society of Computer Information Conference
• /
• 2012.07a
• /
• pp.47-50
• /
• 2012

본 연구에서는 수용가에서 에너지 절감과 최대수요전력 제어를 위하여 마이크로프로세서를 이용한 고효율 자동 전압 조정기의 제어 방법에 대하여 제안한다. 제안한 고효율 자동 전압 조정기는 트로이달 코아에 1개의 직렬 권선과 분리된 4개의 분로 권선으로 구성되어 있는 단권 변압기를 사용한다. 변압기의 전압 조정은 직렬 권선과 분로 권선의 연결 방법에 따라 감압/승압이 가능하다. 스위치는 릴레이와 트라이악을 병행하여 사용한다. 스위치의 조작 시 발생하는 권선의 여자돌입전류를 제어하기 위하여 트라이악을 이용 연결 상태를 변경하고 연결 상태 유지 시에는 릴레이를 이용함으로써 스위치 소비 전력을 최소화 한다. 제어신호는 여자 돌입 전류를 줄이기 위하여 전압 파형에 동기화 하여 제어되며 이를 위하여 소프트웨어 PLL을 사용한다. 소프트웨어 PLL은 전압 파형의 zero-cross, 전압 최고점 등의 시간을 생성한다. 권선 스위치의 제어, 소프트웨어 PLL등 자동 전압 조정기의 제어는 마이크로프로세서에 의해서 이루어진다.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.14 no.2
• /
• pp.112-119
• /
• 2009

This paper presents a PLL(Phase Lock Loop) approach for effective speed and torque control of high speed miniature BLDCM(Brushless DC Motor) using hall sensor. The proposed speed control method based on PLL uses only a phase shift between reference pulse signal according to speed reference and actual pulse signal from hall sensor. It doesn't use any speed calculation, and calculates a direct current reference from phase shift. The current reference is changed to reduce the phase shift between reference and actual pulse. So the actual speed can keep the reference speed. The proposed control scheme is very simple but effective speed control is possible. In order to obtain a smooth torque production, the reference current is changed using acceleration and deceleration slope. The proposed control scheme is verified by experimental results of the 50W, 40,000[rpm] high speed miniature BLDCM.

• Proceedings of the KIEE Conference
• /
• 2008.10c
• /
• pp.132-135
• /
• 2008

This paper presents a PLL(Phase Lock Loop) control method for speed control of high speed miniature BLDCM(Brushless DC Motor) using hall sensor. The Proposed PLL based speed control method uses a only phase shift between reference pulse signal according to speed reference and actual pulse signal from hall sensor. It doesn't use any speed calculation, and calculates a direct current reference from phase shift. The current reference is changed to reduce the phase shift between reference and actual pulse. So the actual speed can keep the reference speed. The proposed control scheme is very simple but effective speed control is possible.

• Journal of the Korea Society of Computer and Information
• /
• v.17 no.12
• /
• pp.31-39
• /
• 2012

In this paper, we propose a microprocessor-based automatic voltage regulator(AVR) to reduce consumers' electric energy consumption and to help controlling peak demanding power. Hybrid Switching Automatic Voltage Regulator (HS-AVR) consist of a toroidal core, several tap control switches, display and command control parts. The coil forms an autotransformer which has a serial main winding and four parallel auxiliary windings. It controls the output voltage by changing the combination of the coils and the switches. Relays are adopted as the link switches of the coils to minimize the loss. To make connecting and disconnecting time accurate, relays of the circuit have parallel TRIACs. A software phase locked loop(PLL) has been used to synchronize the timings of the switches to the voltage waveform. The software PLL informs the input voltage zero-crossing and positive/negative peak timing. The traditional voltage transformers and AVRs have a disadvantage of having a large mandatory capacity to accommodate maximum inrush current to avoid the switch contact damage. But we propose a suitable AVR for every purpose in smart grid with reduced size and increased efficiency.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.5 no.1
• /
• pp.11-18
• /
• 2000

대용량 반도체 소자인 IGCT를 사용하여 철도차량용 AC-to-DC 단상 PWM 컨버터를 제작 실험하였다. 컨버터의 용량을 향상시키기 위해 2대의 PWM 컨버터를 병렬 운전하였으며 병렬운전시 각각의 컨버터 스위칭각을 다르게 제어하여 각 컨버터의 전류 리플을 상쇄시켜 전원의 고조파 함유를 줄였다. 출력전압제어는 입력전류의 측정 없이 내부 계산에 의해 수행하였으며 단위역률을 제어하기 위해 소프트웨어적으로 간단히 PLL을 수행하였다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.34 no.10A
• /
• pp.807-813
• /
• 2009

A Satellite transponder is the Communication system to process signal with up-link signal recovery, and transmit to ground station through down-link. The orbit flight in the deep space causes high doppler shift in the received signals from the ground station so that the Carrier recovery and fast synchronization system are essential for the transponder system. The conventional analog transponder is employing the system's carrier recovery along with the PLL (Phase Locked Loop) designed for satellite's operation. This paper presents a digital carrier recovery scheme which can provide more reliable and software reconfigurable implementation technique for satellite transponder system without verifying scheme along with transponder designed for short distance or deep space satellite.

• Proceedings of the KIEE Conference
• /
• 2004.07d
• /
• pp.2350-2352
• /
• 2004

This paper presents the implementation-tation of the real-time software GPS Receiver based on FFT and FLL assisted PLL tracking algorithm. The FFT(fast fourier transform) based GPS si-gnal acquisition scheme provides a fast TTFF(time to first fix) performance. The tracking based on FLL assisted PLL enables tracking of GPS signal in a high dynamic environment. The designed software GPS receiver uses the indexing method for generating replica carrier to reduce computation load. The performance of the implemented GPS receiver is evaluated using high-dynamic simulated data from a simulator and real static data.

• Proceedings of the KIPE Conference
• /
• 2015.07a
• /
• pp.291-292
• /
• 2015

본 논문은 계통과 연계된 3상 전압원 인버터를 기반으로 한 BESS의 능동 단독 운전 검출 방법을 제안한다. 계통 전압의 불평형에서도 안정적으로 위상을 추종할 수 있는 DDSRF_PLL(Decoupled Double Synchronous Reference Frame_PLL)방식을 적용 하였으며, 검출된 위상각 정보를 통해 정상분 전류 제어기와 역상분 전류 제어기를 독립적으로 제어할 수 있게 된다. 이를 위해 IEEE 1547과 UL1741에서 제시하는 단독 운전 기준 시험 회로를 구성하여 PSCAD/EMTDC 소프트웨어를 통한 시뮬레이션과 5kw프로토타입 하드웨어 장치를 통해 제안된 단독 운전 검출 방법을 검증하였다.

• Journal of Satellite, Information and Communications
• /
• v.8 no.2
• /
• pp.29-35
• /
• 2013

In this paper, we investigate the type and detection methode of spoofing attack, and then analyze the performance of spoofing detection algorithm in GPS L1 signal through the simulation. Generally spoofer is different from the jammer, because the receiver can be operated and not. In case of spoofing the GPS receiver is hard to recognize the spoofing attack and can be operated normally without stopping because the spoofing signal is the mimic GPS signal. To evaluate the performance of spoofing detection algorithm, both the software based spoofing and GPS signal generator and the software based GPS receiver are implemented. In paper, we can check that spoofing signal can affect to the DLL and PLL tracking loop because code delay and doppler frequency of spoofing. The spoofing detection algorithm has been implemented using the pseudorange, signal strength and navigation solution of GPS receiver and proposed algorithm can effectively detect the spoofing signal.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.7 no.2
• /
• pp.194-200
• /
• 2003

In this paper, FSK(Frequency Shift Keying) demodulator which is widely used for FH-SS system is designed and the experimental results are analyzed. The performance of the ADPLL(All-digital Phase-Locked-Loop), which is the main part of the demodulator circuit, is analyzed by the computer program. Using Maxplus-II tool provided by altera. co., ltd, each part of the ADPLL is designed and all of them is integrated into EPM7064SLC44-10 chip. And the simulation results are compared with the characteristics of the implemented circuits for analysis. There is about 2${\mu}\textrm{s}$ difference in time constant of the PLL. This difference is not critical in the demodulator. And the experimental results show that the transmitted data is well demodulated when the phase difference between the FSK modulated signal and the reference signal is about 180 degree.