• Title/Summary/Keyword: 고장율

Search Result 288, Processing Time 0.033 seconds

Fault-tree Analysis of Cascaded H-bridge Multilevel Inverter (Cascaded H-bridge 멀티레벨인버터의 고장나무 분석)

  • Kang, Feel-soon
    • Proceedings of the KIPE Conference
    • /
    • 2017.07a
    • /
    • pp.387-388
    • /
    • 2017
  • Cascaded H-bridge 멀리레벨인버터는 출력전압 레벨 수를 증가시켜 고전압 응용이 가능하도록 하는 전력변환장치로 모듈화 특성이 우수하여 그 활용 범위를 넓혀가고 있다. 출력 전압레벨 수를 증가시켜 보다 정현파에 가까운 양질의 출력전압을 생성하기 위해서는 스위칭 소자와 입력 전압원 개수의 증가로 인해 회로구조와 제어방법이 복잡해지는 문제가 발생한다. 하지만 스위칭 여유율(Redundancy)에 따른 대체 스위칭 패턴의 적용으로 전체 시스템의 신뢰성을 개선시킬 수도 있다. 본 논문에서는 고장나무 분석을 통해 Cascaded H-bridge 멀티레벨 인버터의 위험도를 계산하고 스위칭 여유율과의 관련성을 분석하고자 한다.

  • PDF

Parallel Accessible Design for Detection of Neighborhood Pattern Sensitive Faults in High Density DRAMs (대용량 메모리의 이웃 패턴 감응 고장의 효율적 테스팅을 위한 메모리 구조)

  • 김주엽;홍성제;김종
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2004.10a
    • /
    • pp.649-651
    • /
    • 2004
  • 본 논문은 메모리 집적도의 증가로 인해 많이 발생하는 이웃 패턴 감응 고장에 대한 효율적인 테스팅 방법을 제안하고 있다. 기존의 테스팅 방법에서는 비트 단위의 순차적인 셀 어레이 접근으로 인해 결함 검출율과 테스팅 시간에 있어서 문제를 가지고 있다. 이러한 문제들을 본 논문에서는 이웃 패턴 감응 고장을 효율적으로 검출 할 수 있는 타일 방식으로 셀 어레이를 구분하여 이웃 셀의 영역을 제한한다 그리고 기본 셀과 이웃 셀에 필요한 패턴을 병렬로 입출력시킬 수 있는 병렬 접근 디코더와 검출기를 설계함으로써 전체 테스팅 시간을 줄이고 결함 검출율을 높일 수 있는 방법을 제안한다.

  • PDF

Fault Detection and Diagnosis for Induction Motors Using Variance, Cross-correlation and Wavelets (웨이블렛 계수의 분산과 상관도를 이용한 유도전동기의 고장 검출 및 진단)

  • Tuan, Do Van;Cho, Sang-Jin;Chong, Ui-Pil
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.19 no.7
    • /
    • pp.726-735
    • /
    • 2009
  • In this paper, we propose an approach to signal model-based fault detection and diagnosis system for induction motors. The current fault detection techniques used in the industry are limit checking techniques, which are simple but cannot predict the types of faults and the initiation of the faults. The system consists of two consecutive processes: fault detection process and fault diagnosis process. In the fault detection process, the system extracts the significant features from sound signals using combination of variance, cross-correlation and wavelet. Consequently, the pattern classification technique is applied to the fault diagnosis process to recognize the system faults based on faulty symptoms. The sounds generated from different kinds of typical motor's faults such as motor unbalance, bearing misalignment and bearing loose are examined. We propose two approaches for fault detection and diagnosis system that are waveletand-variance-based and wavelet-and-crosscorrelation-based approaches. The results of our experiment show more than 95 and 78 percent accuracy for fault classification, respectively.

Fault Tolerant Clock Management Scheme in Sensor Networks (센서 네트워크에서 고장 허용 시각 관리 기법)

  • Hwang So-Young;Baek Yun-Ju
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.9A
    • /
    • pp.868-877
    • /
    • 2006
  • Sensor network applications need synchronized time to the highest degree such as object tracking, consistent state updates, duplicate detection, and temporal order delivery. In addition, reliability issues and fault tolerance in sophisticated sensor networks have become a critical area of research today. In this paper, we proposed a fault tolerant clock management scheme in sensor networks considering two cases of fault model such as network faults and clock faults. The proposed scheme restricts the propagation of synchronization error when there are clock faults of nodes such as rapid fluctuation, severe changes in drift rate, and so on. In addition, it handles topology changes. Simulation results show that the proposed method has about $1.5{\sim}2.0$ times better performance than TPSN in the presence of faults.

An Efficient Interconnect Test Pattern Generation Algorithm for Crosstalk Faults (Crosstalk 고장 점검을 위한 효과적인 연결선 테스트 패턴 생성 알고리즘에 관한 연구)

  • Han, Ju-Hee;Song, Jae-Hoon;Yi, Hyun-Bean;Kim, Jin-Kyu;Park, Sung-Ju
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.12
    • /
    • pp.71-76
    • /
    • 2007
  • The effect of crosstalk errors is most significant in high-performance circuits. This paper presents effective test patterns for SoC and Board level interconnects considering actual effective aggressors. Initially '6n' algorithm, where 'n' is the total number of interconnect nets, is analyzed to detect and diagnose 100% crosstalk faults. Then, more efficient algorithm is proposed reducing the number of test patterns significantly while maintaining complete crosstalk fault coverage.

Failure Rate Analysis of UAV Flight Control System (무인항공기용 비행제어 시스템의 고장율 분석)

  • Kim, Sung-Su;Oh, Tae-In;Choi, Kee-Young;Park, Choon-Bae;Ha, Cheol-Keun
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.35 no.6
    • /
    • pp.517-525
    • /
    • 2007
  • As usage of UAV becomes more common, a basic requirements on the system are changing. Existent system did function embodiment by major object, but current UAV puts bigger weight to availability. Therefore, all the advanced countries in UAV technologies put great efforts in reliability analysis techniques and source collection of system, and reflect the result in design. The authors are developing a flight control system for a UAV and using the reliability analysis techniques in the process. This paper introduces basic reliability analysis techniques and results of analysis for a small UAV flight control system that is developing present. The result plans efficiency enlargement UAV development and operation process.

Hardware and Software Dependability Analysis of Embedded AVTMR(All Voting Triple Modular Redundancy) System (내장형 AVTMR 시스템의 하드웨어 및 소프트웨어 신뢰성 분석)

  • Kim, Hyun-Ki
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.7B
    • /
    • pp.744-750
    • /
    • 2009
  • In this paper, the unified Markov modeling of hardware and software for AVTMR(AlI Voting Triple Modular Redundancy) system is proposed and the dependability is analyzed. In hardware case, a failure rate is fixed to no time varying parameter. But, in software case, failure rate is applied with time varying parameter. Especially, the dependability(Reliability, Availability, Maintainability, Safety) of software is analyzed with G-O/NHPP for Markov modeling. The dependability of single and AVTMR system is analyzed and simulated with a unified Markov modeling method, and the characteristic of each system is compared accroding to failure rate. This kind of fault tolerat system can be applied to an airplane and life critical system to meet the requirement for a specific requirement.

A Study on the Economical Installation Method of Fiber Optical Subscriber Network (광 가입자망의 구축 방식별 경제성 연구)

  • Yoo, Kang-Hee;Park, Jong-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.9
    • /
    • pp.1666-1674
    • /
    • 2008
  • In this paper, various forms of technical methods as well as comparison analysis on constructing optical subscriber network were studied to find the most economical installation method in the future. Comparison analysis has been focused on the three popular types of optical subscriber networks in Korea, such as VDSL2, Ethernet-LAN and FTTH-R. A study is conducted on the initial installation investment per subscriber, equipment failure rate as well as power consumption per subscriber. As a results, FTTH-R network will be the most economical method in the future, but a gradual switch which undergoes a UTP-fiber hybrid method as the midway process is preferable in considering the existing installed copper UTP subscriber cables.

Improvements in Design and Evaluation of Built-In-Test System (무기체계 정비성 향상을 위한 BIT 설계 및 검증 방안)

  • Heo, Wan-Ok;Park, Eun-Shim;Yoon, Jung-Hwan
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.15 no.2
    • /
    • pp.111-120
    • /
    • 2012
  • Built-In-Test is a design feature in more and more advanced weapon system. During development test and evaluation(DT&E) it is critical that the BIT system be evaluated. The BIT system is an integral part of the weapon system and subsystem. Built-In-Test assists in conducting on system and subsystem failure detection and isolation to the Line Replaceable Unit(LRU). This capability reduces the need for highly skilled personnel and special test equipment at organizational level, and reduces maintenance down-time of system by shortening Total Corrective Maintenance Time. During DT&E of weapon system the objective of BIT system evaluation is to determine BIT capabilities achieved and to identify deficiencies in the BIT system. As a result corrective actions are implemented while the system is still in development. Through the use of the reiterative BIT evaluation the BIT system design was corrected, improved, or updated, as the BIT system matured.

A Study on the Decision of an Optimal Maintenance Period for Ship's Machinery Items using the Cumulative Hazard Rate Function for Weibull Distribution (Weibull형 고장분포를 갖는 선박용 부품의 최적 보전시기의 결정수법에 관한 연구)

  • 유희한
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.24 no.2
    • /
    • pp.90-96
    • /
    • 2000
  • The technology of preventive maintenance and corrective maintenance is widely applied to ships in order to maintain the good voyageable condition. One of the most important fields of marine engineering is to seek the maximum availability and to solve the stochastic maintenance problem such that the cost for corrective maintenance is minimized. Accordingly, for the purpose of making the most suitable maintenance schedule which minimizes the expected cost function, this paper suggests the method to grasp the failure characteristics by the ship's maintenance data that are collected from the past. And, suggests the method to estimate the optimal maintenance interval by using the dynamic programming and the cumulative hazard rate function attained from the maintenance data.

  • PDF