한국정보통신학회논문지 (Journal of the Korea Institute of Information and Communication Engineering)

  • 제20권2호
  • /
  • Pages.317-326
  • /
  • 2016
  • /
  • 2234-4772(pISSN)
  • /
  • 2288-4165(eISSN)
한국정보통신학회 (The Korea Institute of Information and Commucation Engineering)
권호 표지
DOI QR코드

DOI QR Code

Logic eFuse OTP 메모리 IP 설계

Design of a Logic eFuse OTP Memory IP

  • Ren, Yongxu (Department of Electronic Engineering, Changwon National University) ;
  • Ha, Pan-bong (Department of Electronic Engineering, Changwon National University) ;
  • Kim, Young-Hee (Department of Electronic Engineering, Changwon National University)
  • 투고 : 2015.12.19
  • 심사 : 2016.01.26
  • 발행 : 2016.02.29
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 OTP (One-Time Programmable) IP (Intellectual Property)의 개발비용을 절감하고 개발 기간을 단축하기 위해 로직 트랜지스터만 이용한 로직 eFuse (electrical Fuse) OTP IP를 설계하였다. 웨이퍼 테스트 시 테스트 장비에서 FSOURCE 패드를 통해 VDD (=1.5V)보다 높은 2.4V의 외부 프로그램 전압을 eFuse OTP IP에만 공급하므로 eFuse OTP 이외의 다른 IP에는 소자의 신뢰성에 영향을 미치지 않으면서 eFuse OTP cell의 eFuse 링크에 높은 전압을 인가하도록 하였다. 한편 본 논문에서는 128행 ${\times}$ 8열의 2D (Dimensional) 메모리 어레이에 직접 FSOURCE 전압을 인가하여 eFuse에 인가되는 프로그램 파워를 증가시키면서 디코딩 로직 회로를 저면적으로 구현한 eFuse OTP 셀을 제안하였다. 동부하이텍 $0.11{\mu}m$ CIS 공정을 이용하여 설계된 1Kb eFuse OTP 메모리 IP의 레이아웃 면적은 $295.595{\mu}m{\times}455.873{\mu}m$ ($=0.134mm^2$)이다.

In this paper, a logic eFuse (electrical Fuse) OTP (One-Time Programmable) memory IP (Intellectual Property) using only logic transistors to reduce the development cost and period of OTP memory IPs is designed. To secure the reliability of other IPs than the OTP memory IP, a higher voltage of 2,4V than VDD (=1.5V) is supplied to only eFuse links of eFuse OTP memory cells directly through an external pad FSOURCE coming from test equipment in testing wafers. Also, an eFuse OTP memory cell of which power is supplied through FSOURCE and hence the program power is increased in a two-dimensional memory array of 128 rows by 8 columns being also able to make the decoding logic implemented in small area. The layout size of the designed 1kb eFuse OTP memory IP with the Dongbu HiTek's 110nm CIS process is $295.595{\mu}m{\times}455.873{\mu}m$ ($=0.134mm^2$).

키워드

참고문헌

  1. Comparison of Embedded Non-Volatile Memory Technologies and Their Applications[Internet]. Available: http://www.kilopass.com/wp-content/uploads/2010/04/comparison_of_embedded_nvm.pdf.
  2. EMBEDDED NON -VOLATILE MEMORY[Internet]. Available: http://www.umc.com/english/pdf/eNVM_DM.pdf.
  3. APPLICATION[Internet]. Available: http://www.sidense.com/applications.
  4. T. H. Kim, L. Z. Li, O. Y. Shim, M. H. Park, P. B. Ha, and Y. H. Kim, "Design of Synchronous 256-bit OTP Memory," KIMICS, vol. 12, no. 7, pp. 1227-1234, July 2008.
  5. G. S. Cho, M. Y. Kim, M. C. Kang, J. H. jang, P. B. Ha, and Y. H. Kim, "Design of an 8-Bit eFuse One-Time Programmable Memory IP Using an External Voltage," KIMICS, vol. 14, no. 1, pp. 183-190, Jan. 2009.
  6. J. Safran, A. Leslie, G. Fredeman, C. Kothandaraman, A. Cestero, X. Chen, R. Rajeevakumar, D. K. Kim, Y. Z. Li, D. Moy, N. Robson, T. Kirihata, and S. Iyer, "A Compact eFuse Programmable Array Memory for SOI CMOS," Digest of Technical Papers, Symposium on VLSI Circuits, pp. 72-73, Jun. 2007.
  7. J. H. Kim, J. H. Jang, L. Y. Jin, P. B. Ha, and Y. H. Kim, "Design of low-power OTP memory IP and its measurement," KIMICS, vol. 14, no. 11, pp. 2541-2547, Nov. 2010.
  8. S. H. Kulkarni, Z. Chen, B. Srinivasan, B. Pedersen, U. Bhattacharya, and K. Zhang, "Low-Voltage Metal-Fuse Technology Featuring a 1.6V-Programmable 1T1R Bit Cell with an Integrated 1V Charge Pump in 22nm Tri-Gate Process," Digest of Technical Papers, Symposium on VLSI Circuits, pp. C174-C175, Jun. 2015.
  9. G. Uhlmann, T. Aipperspach, T. Kirihata, Chandrasekharan, Kothandaraman, Y. Z. Li, C. Paone, B. Reed, N. Robson, J. Safran, D. Schmitt, and S. Iyer, "A Commercial Field-Programmable Dense eFUSE Array Memory with 99.999% Sense Yield for 45nm SOI CMOS," Digest of Technical Papers, IEEE International Solid-State Circuits Conference, pp. 406-407, Feb. 2008.
  10. T. Kirihata et al, Electronic Fuse Cell and Array, U.S. Patent 0253220, Armonk, N.Y., 2014.
  11. J. H. Kim, D. H. Kim, L. Y. Jin, P. B. Ha, and Y. H. Kim, "Design of 1-Kb eFuse OTP Memory IP with Reliability Considered," Journal of Semiconductor Technology and Science, vol. 11, no. 2, pp. 88-94, June 2011. https://doi.org/10.5573/JSTS.2011.11.2.088
  12. J. H. Jang, L. Y. Jin, H. G, Jeon, K. I. Kim, P. B. Ha, and Y. H. Kim, "Design of an 8-bit Differential Paired eFuse OTP Memory IP Reducing Sensing Resistance," J. Cent. South Univ.,vol. 19, no. 1, pp. 168-173, Jan. 2012. https://doi.org/10.1007/s11771-012-0987-4