• 한국정밀공학회지
• /
• 제27권10호
• /
• pp.23-28
• /
• 2010

Resistance trimming and cutting processes of printed circuit board by making use of high power UV laser with nano-second pulse width have been proposed and investigated experimentally. Also laser-based application system with high flexibility and complex has been designed and adopted power controller, auto beam size control, auto-focusing and control program developed for ourselves. The function of each module shows that they can be reliable for industrial equipments. Resistance trimming method used a plunge and double cut process with $20{\mu}m$ spot size beam. Results show that double cut process is more effective to control resistance trimming in precision than plunge cut process.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 2007년도 춘계학술대회 논문집
• /
• pp.1694-1700
• /
• 2007

In the electrified section, both of return current and signal current are flowing in the same rail in common. But signal current shall be allowed to flow in the specific track circuit and not in the other circuit while the traction return current shall come back to power sub-station. This paper presents measuring system that use both sensor and antenna. The aim of the system is to achieve the difference in current between the two rails and the presence of trimming capacitors. In order to improve the transmission level, trimming capacitors are connected between the two rails at constant spacing. To maintain the balance of traction return current, rails of both sides may be jointed by the so-called SVPMM. The traction return current is sometimes unbalanced owing to the ill-contact of SVPMM. In this paper, we propose a diagnosis method based on a short-circuited current(Icc), trimming capacitors and traction return current measured by Korail inspection vehicles. Whether Icc is good or bad depends not only on the presence of trimming capacitors but also on the unbalance of the traction return current.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권6호
• /
• pp.728-735
• /
• 2016

A 70 MHz temperature-compensated on-chip CMOS relaxation oscillator for mobile display driver ICs is proposed to reduce frequency variations. The proposed oscillator compensates for frequency variation with respect to temperature by adjusting the bias currents to control the change in delay of comparators with temperature. A bandgap reference (BGR) is used to stabilize the bias currents with respect to temperature and supply voltages. Additional temperature compensation for the generated frequency is achieved by optimizing the resistance in the BGR after measuring the output frequency. In addition, a trimming circuit is implemented to reduce frequency variation with respect to process. The proposed relaxation oscillator is fabricated using 45 nm CMOS technology and occupies an active area of $0.15mm^2$. The measured frequency variations with respect to temperature and supply voltages are as follows: (i) ${\pm}0.23%$ for changes in temperature from -30 to $75^{\circ}C$, (ii) ${\pm}0.14%$ for changes in $V_{DD1}$ from 2.2 to 2.8 V, and (iii) ${\pm}1.88%$ for changes in $V_{DD2}$ from 1.05 to 1.15 V.

• 센서학회지
• /
• 제19권3호
• /
• pp.230-237
• /
• 2010

In sensor signal conditioning and processing, offset and drift characteristics of an operational amplifier are an important factor when the amplifier is used for a precise sensor signal amplifier. In order to use it in high accuracy, an expensive trimming or a complex compensation circuit is required. This paper presents the improved sensor signal conditioning and processing device for ubiquitous sensor network(USN) application or general purpose by developing a hardware of the circuit for reducing the offset voltage and drift characteristics, and a software for its control and sensor signal processing. We realize better offset voltage and drift characteristics of the signal conditioning circuit using low cost operational amplifiers. The experimental results show that this technique is effective in improving the performance of the sensor signal processing device.

• ETRI Journal
• /
• 제26권6호
• /
• pp.589-596
• /
• 2004

Packaging technologies for a broadband and narrowband modulator with a traveling wave electro-absorption modulator (TWEAM) device were developed. In developing a broadband modulator, the effects of the device and packaging designs on the broadband performance were investigated. The optimized designs were obtained through a simulation with the result that we developed a broadband modulator with a 3 dB bandwidth of 38 GHz in the electrical-to-optical (E/O) response, an electrical return loss of less than -10 dB at up to 26 GHz, an rms jitter of 1.832 ps, and an extinction ratio of 5.38 dB in a 40 Gbps non-return to zero (NRZ) eye diagram. For analog application, the effect of the RF termination scheme on the fractional bandwidth was studied. The microstrip line with a double stub as a matching circuit and a laser trimming process were used to obtain an $S_{11}$ of -34.58 dB at 40 GHz and 2.9 GHz bandwidth of less than -15 dB.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1991년도 하계학술대회 논문집
• /
• pp.209-212
• /
• 1991

Recently, oxide semiconductor gas sensors consisted of n-type semiconductor materials such as $SnO_2$, ZnO and $Fe_2O_3$ have been widely used to detect reducing gases. The advantage of thick-film technology include the possibility of mass-production and automation, that of integrating the sensing element in a hybrid circuit and that of fuctional trimming of the sensor and/or the circuit. which would enable really interchangeable transducers to be prepared. In this paper, we made ZnO and $SnO_2$ gas sensors and investigated the sensitivity to CO gas. Therefore, we compared a ZnO gas sensor with a $SnO_2$ gas sensor.

• 전기전자학회논문지
• /
• 제7권2호
• /
• pp.245-252
• /
• 2003

디지털 보정 기능을 갖는 CMOS 압력 센서의 인터페이스 회로를 설계하였다. 인터페이스 회로는 아날로그 부분과 디지털 부분으로 구성되어 있다. 아날로그 부분은 센서로부터 발생한 약한 신호를 증폭시키는 역할을 담당하고 디지털 부분은 온도 보상 및 오프셋 보정 기능을 담당하며 센서 칩과 보정을 조정하는 마이크로컨트롤러와의 통신을 담당한다. 디지털 부분은 I2C 직렬 인터페이스, 메모리, 트리밍 레지스터 및 제어기로 구성된다. I2C 직렬 인터페이스는 IO 핀 수 및 실리콘 면적 면에서 실리콘 마이크로 센서의 요구에 맞게 최적화 되었다. 이 설계의 주요 부분은 최적화된 I2C 프로토콜을 구현하는 제어 회로를 설계하는 것이다. 설계된 칩은 IDEC의 MPW를 통하여 제작되었다. 칩의 테스트를 위하여 테스트 보드를 제작하였으며 테스트 결과 예상한대로 디지털 보정기능이 잘 수행됨을 확인하였다.

• 한국정보전자통신기술학회논문지
• /
• 제17권4호
• /
• pp.266-274
• /
• 2024

본 논문에서는 아날로그 회로 트리밍과 보정 (calibration) 등에 필요한 데이터를 저장하는 비휘발성 메모리인 저면적 32bit PF (Poly-Fuse) OTP IP를 설계하였다. 한 개의 선택 트랜지스터에 2개의 PF를 사용하여 하나의 OTP 셀을 구성하므로 2 비트의 데이터를 프로그램할 수 있는 1셀-2비트의 multibit PF OTP 셀을 제안하였다. 제안된 1셀-2비트 PF OTP 셀의 bitcell 사이즈는 12.69㎛ × 3.48㎛ (=44.161㎛2)의 1/2로 기존 PF OTP 셀의 bitcell 사이즈에 비해 셀 면적을 33% 줄였다. 한편 본 논문에서는 제안된 multbit 셀의 동작에 맞도록 1행 × 32열 셀 어레이 회로와 코어 회로 (WL 구동회로, BL 구동회로, BL 스위치 회로와 DL sense amplifier 회로)를 새롭게 제안하였다. 제안된 multibit 셀을 사용한 32bit OTP IP의 레이아웃 사이즈는 238.47㎛ × 156.52㎛ (=0.0373㎛2)으로 기존 single bitcell을 이용한 32bit PF OTP IP 사이즈인 386.87㎛ × 144.87㎛ (=0.056㎛2)에 비해 면적을 33% 정도 줄였다. 10년의 data retention 시간을 고려하여 설계된 32bit PF OTP IP는 detection read 모드와 read 모드에 서 프로그램된 PF의 최소 센싱 저항은 테스트 칩의 post-layout 모의실험 결과 각각 10.5㏀과 5.3㏀으로 설계하였다.

• Journal of electromagnetic engineering and science
• /
• 제14권1호
• /
• pp.15-24
• /
• 2014

A compact dual-band three-way metamaterial power divider is proposed that has three in-phase outputs. Fully printed composite rightand left-handed (CRLH) unequal and equal power dividers are first implemented for 900-MHz and 2.4-GHz bands with the power-division ratios of 2:1 and 1:1, respectively. An initial 1:1:1 power divider is then achieved by incorporating the input of the two-way equal block into an output of the unequal block, and trimming the interconnection parameters. The condition of an identical phase at the three outputs of the power divider is then met by devising a hybrid CRLH phase-shift line to compensate for the different phase errors at the two frequencies. This scheme is confirmed by predicting the performance of the power divider with circuit analysis and full-wave simulation and measuring the fabricated prototype. They results show agreement; the in-phase outputs as well as the desirable power-division are accomplished and outdo the conventional techniques.

• 마이크로전자및패키징학회지
• /
• 제8권1호
• /
• pp.61-64
• /
• 2001

VCO(Voltage Controlled Oscillator)는 통신용 단말기의 크기, 성능 및 전력 소비를 결정하는 중요한 부품중의 하나이다. 통신용 기기의 크기가 점점 작아지고 있는 추세이기 때문에 VCO도 특성의 저하없이 점점 소형화 되고 있다. VCO 모듈을 개발하기에 앞서 회로에 사용되는 수동소자(L,C,R)들에 대한 연구가 진행되었다. 이 과정에서 작은 면적을 차지하면서도 동일한 특성을 나타낼 수 있는 패턴을 고안하였고 이를 적용하였다. 자체 개발된 수동소자 library를 가지고 2차원 simulation을 시행하였고 이를 바탕으로 3차원 회로를 구성하였다. 3차원 회로 구성시 VCO 전체 특성에 크게 영향을 주는 소자들은 trimming이 가능하도록 surface 쪽으로 배치하였다. 공진기 부분에서는 저손실의 stripline 구조를 적용하여 높은 Q값을 얻을 수 있었다. 이러한 과정을 통해 2.3~2.36 GHz에서 동작하는 적층형 VCO를 개발하였다.