JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A 70 MHz Temperature-Compensated On-Chip CMOS Relaxation Oscillator for Mobile Display Driver ICs

  • Chung, Kyunghoon (Department of Electronics and Computer Engineering, Hanyang University) ;
  • Hong, Seong-Kwan (Department of Electronics and Computer Engineering, Hanyang University) ;
  • Kwon, Oh-Kyong (Department of Electronics and Computer Engineering, Hanyang University)
  • Received : 2015.11.18
  • Accepted : 2016.09.21
  • Published : 2016.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

A 70 MHz temperature-compensated on-chip CMOS relaxation oscillator for mobile display driver ICs is proposed to reduce frequency variations. The proposed oscillator compensates for frequency variation with respect to temperature by adjusting the bias currents to control the change in delay of comparators with temperature. A bandgap reference (BGR) is used to stabilize the bias currents with respect to temperature and supply voltages. Additional temperature compensation for the generated frequency is achieved by optimizing the resistance in the BGR after measuring the output frequency. In addition, a trimming circuit is implemented to reduce frequency variation with respect to process. The proposed relaxation oscillator is fabricated using 45 nm CMOS technology and occupies an active area of $0.15mm^2$. The measured frequency variations with respect to temperature and supply voltages are as follows: (i) ${\pm}0.23%$ for changes in temperature from -30 to $75^{\circ}C$, (ii) ${\pm}0.14%$ for changes in $V_{DD1}$ from 2.2 to 2.8 V, and (iii) ${\pm}1.88%$ for changes in $V_{DD2}$ from 1.05 to 1.15 V.

Keywords

References

  1. Y. Tokunaga, S. Sakiyama, A. Matsumoto, and S. Dosho, "An on-chip CMOS relaxation oscillator with voltage averaging feedback," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1150-1158, Jun. 2010. https://doi.org/10.1109/JSSC.2010.2048732
  2. A. V. Boas and A. Olmos, "A temperature compensated digitally trimmable on-chip IC oscillator with low voltage inhibit capability," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Sep. 2004, vol. 1, pp. 501-504.
  3. T. Tokairin, K. Nose, K. Takeda, K. Noguchi, T. Maeda, K. Kawai, and M. Mizuno, "A 280 nW, 100 kHz, 1-cycle start-up time, on-chip CMOS relaxation oscillator employing a feed-froward period control scheme," in Proc. Dig. Symp. VLSI Circuits, Jun. 2012, pp. 16-17.
  4. H. Banba, H. Shiga, A. Umezawa, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation," IEEE J. Solid-State Circuits, vol. 34, pp. 670-674, May. 1999. https://doi.org/10.1109/4.760378
  5. P. Mok and K. N. Leung, "Design considerations of recent advanced low-voltage low-temperaturecoefficient CMOS bandgap voltage reference," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2004, pp. 635-642.
  6. D. J. R. Cristaldi, S. Pennisi, and F. Pulvirenti, Liquid Crystal Display Drivers-Techniques and Circuits. New York: Springer, 2009.
  7. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, "An 80-MHz 8-bit CMOS D/A converter," IEEE J. Solid-State Circuits, vol. SC-21, pp. 983-988, Dec. 1986.
  8. J. Lee and S. Cho, "A 10 MHz 80 ${\mu}$W 67 ppm/$^{\circ}C$ CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18 ${\mu}m$ CMOS," in Proc. Dig. Symp. VLSI Circuits, Jun. 2009, pp. 226-227.
  9. F. Sebastiano, L. J. Breems, K. A. A. Makinwa, S. Drago, D. M. W. Leenaerts, and B. Nauta, "A lowvoltage mobility-based frequency reference for crystal-less ULP radios," IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 2002-2009, Jul. 2009. https://doi.org/10.1109/JSSC.2009.2020247

Cited by

  1. An 8-Bit ultra-low power, low voltage current steering DAC utilizing a new segmented structure pp.1793-6454, 2018, https://doi.org/10.1142/S021812661950172X