• Title/Summary/Keyword: test sequence

Search Result 1,288, Processing Time 0.067 seconds

UML Sequence Diagram Based Test Case Extraction and Testing for Ensuring Reliability of Web Applications (웹 응용 신뢰성 확보를 위한 UML 순차도 기반의 시험사례 추출 및 시험)

  • 정기원;조용선
    • The Journal of Society for e-Business Studies
    • /
    • v.9 no.1
    • /
    • pp.1-19
    • /
    • 2004
  • The systematic testing is frequently regretted in recent web applications because of time and cost pressure. Moreover developers have difficulties with applying the traditional testing techniques to testing web application. The approach of creating test cases for a web application from a sequence model is proposed for the rapid and efficient testing. Test cases for web application are extracted from call messages (including self-call messages) of UML (Unified Modeling Language) sequence diagram. A test case consists of messages, script functions, or server pages and additional values. Moreover a simple testing tool for web application is proposed. A URL for testing web application is created and executed by this testing tool. The URL consists of server page address and additional values. This test tool is made using Microsoft Visual Basic. The efficiency of proposed method and tool has been shown using a practical case study which reflects the development project of the web application for supporting member management.

  • PDF

VHDL Chip Set Design and implementation for Memory Tester Algorithm (Memory Tester 알고리즘의 VHDL Chip Set 설계 및 검증)

  • Jeong, Ji-Won;Gang, Chang-Heon;Choe, Chang;Park, Jong-Sik
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.924-927
    • /
    • 2003
  • In this paper, we design the memory tester chip set playing an important role in the memory tester as central parts. Memory tester has the sixteen inner instructions to control the test sequence and the address and data signals to DUT. These instructions are saved in memory with each chip such as sequence chip and address/data generator chip. Sequence chip controls the test sequence according to instructions saved in the memory. And Generator chip generates the address and data signals according to instructions saved in the memory, too.

  • PDF

A Predictive Model for Sensory Difference Tests Accounting for Sequence Effects

  • Lee, Hye-Seong
    • Food Science and Biotechnology
    • /
    • v.17 no.5
    • /
    • pp.1052-1059
    • /
    • 2008
  • Sequential Sensitivity Analysis (SSA) and conditional stimulus model have been developed to describe sequence effects in difference tests and proposed to generate prediction of differences in sensitivity between various test protocols and to assist the appropriate selection of difference test. Yet, such models did not furnish a complete explanation of the relative sensitivity in 4 different versions of 3-alternative forced choice (AFC) tests where various interstimulus rinses were introduced. In the present study, the vector of the contrasts between various conditional stimuli were measured using same-different and 2-AFC and a new 16-distribution conditional stimulus model was developed by refining Lee and O'Mahony's contrast model. This new model gave superior predictions than previous models.

A Study on Optimization of the Weil-Dobkes Synthetic Short-Circuit Tests (Weil-Dobke 합성단락시험로의 최적화 연구)

  • 김맹현;고희석
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.50 no.6
    • /
    • pp.287-292
    • /
    • 2001
  • This paper deals with the configuration, operating principles, systematic calculation method of parameter and optimization method of test circuit for parallel current injection method, series voltage injection method and hybrid synthetic test method as the method for performance test of circuit breaker with extra high interrupting capacity. The test method depicted above is applied to short-circuit making and breaking test (operating sequence :Os CdOs, Od-CdOs) and out-of-phase tests(operating sequence :Os, CdOs) for performance test of the newly-developed 420kV, 50kA and 800kV 50kV puffer-type gas circuit-breaker according to IEC 60056 and IEC 60427. The testing results, evaluation of equivalence for test and analyzed results are also presented in this paper.

  • PDF

Ignition and Extinction Characteristics of a Low Thrust Combustion Chamber using Green Propellant according to Sequence of the Combustion Test (친환경 추진제를 사용하는 저추력 액체로켓엔진의 연소시험 시퀀스에 따른 점화 및 소염 특성)

  • Kim, Young-Mun;Jeon, Jun-Su;Choi, Yu-Ri;Ko, Young-Sung;Kim, Yoo;Kim, Sun-Jin
    • Proceedings of the Korean Society of Propulsion Engineers Conference
    • /
    • 2009.11a
    • /
    • pp.130-133
    • /
    • 2009
  • The sequence of the propellant supply is very important for the reliable and safe operation of a LRE combustion test. So combustion performance tests were performed to find an optimum test sequence by changing supply time of propellants and purge gas in the moment of ignition and extinction. The liquid rocket engine consisted of a catalytic ignitor and six swirl-coaxial injectors which used hydrogen peroxide and kerosene. Conclusively, an optimum sequence was found for stable combustion in the moment of ignition and extinction.

  • PDF

A Formal Mtehod on Conformance Testing for AIN Protocol Test Generation (형식기술법에 의한 AIN 프로토콜 적합성 시험 계열 생성)

  • Kim, Sang-Ki;Kim, Seong-Un;Jeong, Jae-Yun
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.2
    • /
    • pp.552-562
    • /
    • 1997
  • This paper proposes a formal method on confromance testing for INAP(AIN) test sequence generation by optimization technique.In order to implement and prove the dffectiveness of the proposed method,we specify the SRSM of INAP protocol SRF in SDL and generate I/O FSM by using our S/W tool. We generate an opti-mal test sequence by applying our method our method to this reference I/O FSM. We prove experimentally that the length of the generated test sequence by our method is more effective and shorter(i.e 32% improved)than the one geverated by UIO method,and estimate that The test coverage space of our test sequence is larger that of UIO method.

  • PDF

FATIGUE TEST TO THE BLADES AXLE OF ROTARY TILLER

  • Mao, Hanping;Chen, Cuiying
    • Proceedings of the Korean Society for Agricultural Machinery Conference
    • /
    • 1993.10a
    • /
    • pp.291-296
    • /
    • 1993
  • Taking a bledes axle of rotary tiller as a example, this paper discusses influences of four loading essential factors, which are strengthened amplitude, cycle times, loading sequence and loading frequency. in fatigue life. Determination principles of above four factors and monitoring methods of fatigue damage by local strain are dealt with. The actual field testing check of farm machinery is rapidly simulated by laboratory program fatigue test can shorten the period of development and improvement of a product. In the time of in-door simulation test, damage monitoring and four loading essential factors, which are strengthened amplitude , cycle times, loading sequence and loading frequency, have to be dealt with . If these problems are solved successfully, it is possible to accelerated test speed, reduce costs and manhours, and raise accuracy of test result. However strengthening method, loading pattern and influence of loading frequency on test result have not so far been discu sed systematically, damage monitoring is even more a difficult problem. Authors have studied above problems with the object of blades axle of rotary tiller.

  • PDF

The Design of Lumped Constant Circuit for the Simulation of A Real 22.9 kV-y Distribution Line (22.9 kV-y 실긍장 배전선로 모의를 위한 집중정수회로의 설계)

  • Yun, Chul-Ho;Jeong, Yeong-Ho;Han, Yong-Huei
    • Proceedings of the KIEE Conference
    • /
    • 1999.07c
    • /
    • pp.1186-1188
    • /
    • 1999
  • When we perform the test related to the power distribution system such as artificial fault test, protective coordination test, distribution automation test in short length test line, Lumped Constant Circuit, a kind of variable impedance, should be attached to the test line in order to make it equivalent to a real line in length electrically. In this paper we designed the positive sequence and zero sequence Lumped Constant Circuit with optimized inductor and resister for the modification of long, 16km, distribution line, when they are attached to the short, 4km, distribution test line.

  • PDF

A Conformance Test Procedure for the Enterprise JavaBeans (컴포넌트 소프트웨어를 위한 적합성 검증 방법)

  • Joo, Un-Gi;Kim, Joong-Bae
    • IE interfaces
    • /
    • v.17 no.2
    • /
    • pp.149-157
    • /
    • 2004
  • This paper considers a conformity testing problem on EJB(Enterprise JavaBeans). The EJB architecture is a component architecture for the development and deployment of component-based distributed business applications. The objective is to find an optimal test sequence for the conformity test between the EJB specification and an implemented one. For the test sequence, we formulate the problem as a rural Chinese postman tour one and use a linear programming formulation. Based upon the formulations, we suggest a conformance test procedure and show its efficiency by applying the procedure to the CMP(Container- Managed persistency) entity bean of the EJB.

Automated Test Generation from Specifications Based on Formal Description Techniques

  • Chin, Byoung-Moon;Choe, Young-Han;Kim, Sung-Un;Jung, Jae-Il
    • ETRI Journal
    • /
    • v.19 no.4
    • /
    • pp.363-388
    • /
    • 1997
  • This paper describes a research result on automatic generation of abstract test cases from formal specifications by applying many related algorithms and techniques such as the testing framework, rural Chinese postman tour and unique input output sequence concepts. In addition, an efficient algorithm for verifying the strong connectivity of the reference finite state machine and the concept of unique event sequence are explained. We made use of several techniques to from an integrated framework for abstract test case generation from LOTOS and SDL specifications. A prototype of the proposed framework has been built with special attention to real protocol in order to generate the executable test cases in an automatic way. The abstract test cases in tree and tabular combined notation (TTCN) language will be applied to the TTCN compiler in order to obtain the executable test cases which re relevant to the industrial application.

  • PDF