• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.11a
• /
• pp.3-6
• /
• 2003

This paper describes the interface stability of Ta-Mo alloy metal on $SiO_2$ Alloy was formed by co-sputtering method, and the alloy composition was varied by controlling Ta and Mo sputtering power. When the atomic composition of Ta was about 91%, the measured work function was 4.2eV that is suitable for NMOS gate. To identify interface stability between Ta-Mo alloy metal and $SiO_2$, C-V, FE-SEM(Field Emission-SEM), and XRD(X-ray diffraction) were performed on the samples annealed with rapid thermal processor between $600^{\circ}C$ and $900^{\circ}C$. Even after $900^{\circ}C$ rapid thermal annealing, excellent interface stability and electrical properties were observed. Also, thermodynamic analysis was studied to compare with experimental results.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07a
• /
• pp.300-303
• /
• 2004

To fill the gap of films for metal-to-metal space High density plasma fluorinated silicate glass (HDP FSG) is used due to various advantages. However, FSG films can have critical drawbacks such as bonding issue of top metal at package, metal contamination, metal peel-off, and so on. These problems are generally caused by fluorine penetration out of FSG film. Hence, FSG capping layers such like SRO(Silicon Rich Oxide) are required to prevent flourine penetration. In this study, their characteristics and a capability to block fluorine penetration for various FSG capping layers are investigated through FTIR analysis. FTIR graphs of both SRO using ARC chamber and SiN show that clear Si-H bonds at $2175{\sim}2300cm^{-1}$. Thus, Si-H bond at $2175{\sim}2300cm^{-1}$ of FSG capping layers lays a key role to block fluorine penetration as well as dangling bond.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.190-190
• /
• 2010

Zinc oxide is the most attractive material due to the large direct band gap (3.37 eV), excellent chemical and thermal stability, and large exciton binding energy (60 meV). Recently, ZnO nanorods were used as the high efficient antireflection coating layer of solar cells based on silicon (Si). In this reports, we studied the effects of rapid thermal annealing (RTA) treatment on optical properties of ZnO nanorods. For fabrication of ZnO nanorods, there are many methods such as hydrothermal method, sol-gel method, and metal organic chemical vapor deposition method. Among of them, we used the conventional wet chemical method which is simple and low temperature growth. In order to synthesize the ZnO nanorods, the ZnO films were deposited on Si substrate by RF magnetron sputtering at room temperature and the samples were dipped to aqua solution containing the zinc nitrate and hexamethylentetramines (HMT). The synthesis process was achieved in keeping with temperature of $90-95^{\circ}C$ and under constant stirring. The morphology of ZnO nanorods on glass and Si was characterized by scanning electron microscopy. For the analysis of antireflection performance, the reflectance and transmittance were measured by spectrophotometer. And for analyzing the effects of RTA treatment on ZnO nanorods, crystalline properties were investigated by X-ray diffraction measurements and optical properties was estimated by photoluminescence spectra.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.08a
• /
• pp.268.2-268.2
• /
• 2013

Nanogap interdigitated electrodes (NIDEs) can serve as an alternative platform for the biomolecular detection [1]. In this work, the NIDEs were adopted in a simple and sensitive detection of Pneumococcal surface protein A (PspA). The NIDEs were fabricated by the combination of photo and chemical lithography. Photolithographically-defined initial gap of about 200 nm was narrowed down to a few tens of nanometers by surface-initiated growth of the initial electrodes (chemical lithography) [2]. Bare silicon oxide surface between the electrodes was chemically modified to immobilize capturing antibodies and, after exposure to the samples, the device was immersed in a solution containing the probe-antibody-conjugated Au nanoparticles (Au NPs). The conductance change accompanied with the Au NP immobilization was interpreted as the existence of PspA. Detection limit of the measurements and further improvement of the detection efficiency were discussed with the results from I-V analysis, scanning electron microscopy, and atomic force microscopy.

• Korean Journal of Materials Research
• /
• v.6 no.4
• /
• pp.395-400
• /
• 1996

반도체 소자가 점점 고집적회되고 고성능화되면서 Si 기판 세정 방법은 그 중요성이 더욱 더 커지고 있다. 특히 ULSI급 소자에서는 세정 방법이 소자 생산수율 및 신뢰성에 큰 영향을 끼치고 있다. 본 연구에서는 HF-last 세정에 UV/O3과 SC-1 세정을 삽입하여 그 영향을 관찰하였다. 세정 방법은 HF-last 세정을 기본으로 split 1(piranha+HF), split 2(piranha+UV/O3+HF), split 3(piraha+SC-1+HF), split 4(piranha+(UV/O3+HF) x3회 반복)의 4가지 세정 방법으로 나누어 실험하였다. 세정을 마친 Si 기판은 Total X-Ray Fluorescence Spectroscopy(AFM)을 사용하여 표면거칠기를 측정하였다. 또한 세정류량을 측정하고, Atomic Force Microscopy(AFM)을 사용하여 표면거칠기를 측정하였다. 또한 세정후 250$\AA$의 gate 산화막을 성장시켜 전기적 특성을 측정하였다. UV/O3을 삽입한 split 2와 split 4세정방법이 물리적, 전기적 특성에서 우수한 특성을 나타냈고, SC-1을 삽입한 split 3세정 방법이 표준세정인 split 1세정 방법보다 우수하지 못한 결과를 나타냈다.

• Korean Journal of Materials Research
• /
• v.16 no.10
• /
• pp.652-655
• /
• 2006

A direct wafer bonding process necessary for GaAs-on-insulator (GOI) fabrication with high thermal annealing temperatures was studied by using PECVD oxides between gallium arsenide and silicon wafers. In order to apply some uniform pressure on initially-bonded wafer pairs, a graphite sample holder was used for wafer bonding. Also, a tool for measuring the tensile forces was fabricated to measure the wafer bonding strengths of both initially-bonded and thermally-annealed samples. GaAs/$SiO_2$/Si wafers with 0.5-$\mu$m-thick PECVD oxides were annealed from $100^{\circ}C\;to\;600^{\circ}C$. Maximum bonding strengths of about 84 N were obtained in the annealing temperature range of $400{\sim}500^{\circ}C$. The bonded wafers were not separated up to $600^{\circ}C$. As a result, the GOI wafers with high annealing temperatures were demonstrated for the first time.

• Journal of the Korean Society for Precision Engineering
• /
• v.18 no.1
• /
• pp.89-97
• /
• 2001

A microgyroscope, which vibrates in two orthogonal axes on the substrate plane, is designed and fabricated. The shuttle mass of the vibrating gyroscope consists of two parts. The one is outer shuttle mass which vibrates in driving mode guided by four folded springs attached to anchors. And the other is inner shuttle mass which vibrates in driving mode as the outer frame does and also can vibrate in sensing mode guided by four folded springs attached to the outer shuttle mass. Due to the directions of vibrating mode, it is possible to fabricate the gyroscope with simplified process by using polysilicon on insulator structure. Fabrication processes of the microgyroscope are composed of anisotropic silicon etching by RIE, gas-phase etching (GPE) of the buried sacrificial oxide layer, metal electrode formation. An eletromechanical model of the vibrating microgyroscope was modeled and bandwidth characteristics of the gyroscope operates at DC 4V and AC 0.1V in a vacuum chamber of 100mtorr. The detection circuit consists of a discrete sense amplifier and a noise canceling circuit. Using the evaluated electromechanical model, an operating condition for high performance of the gyroscope is obtained.

• Journal of the Korean institute of surface engineering
• /
• v.32 no.3
• /
• pp.389-392
• /
• 1999

We employed cobalt-disilicide for high-speed logic devices. We prepared stable and low resistant $CoSi_2$ through typical fabrication process including wet cleaning and rapid thermal process (RTP). We sputtered 15nm thick cobalt on the wafer and performed RTP annealing 2 times to obtain 60nm thick $CoSi_2$. We observed spherical shape voids with diameter of 40nm in the surface and inside $CoSi_2$ layers. The voids resulted in taking over abnormal junction leakage current and contact resistance values. We report that the voids in $CoSi_2$ layers are resulted from surface pits during the ion implantation previous to deposit cobalt layer. Silicide reaction rate around pits was enhanced due to Gibbs-Thompson effects and the volume expansion of the silicidation of the flat active regime trapped dimples. We confirmed that keeping the buffer oxide layer during ion implantation and annealing the silicon surface after ion implantation were required to prevent void defects in CoSi$_2$ layers.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.12 no.12
• /
• pp.2247-2252
• /
• 2008

The SiOC films as the carbon doped silicon oxide film were prepared with the variation of flow rater ratios by plasma enhanced chemical vapor deposition. The samples were analyzed by the fourier transform infrared spectroscopy, I-V measurement and scanning electron microscopy. The samples were shown the chemical shift according to the flow rate ratios, and the grain did not formed at the sample with hybrid properties. The leakage currents decreased according to the increasing of the substrate temperature at the sample with hybrid properties, but the potential barrier increased.

• Korean Journal of Metals and Materials
• /
• v.50 no.8
• /
• pp.557-562
• /
• 2012

Self-organized ruthenium (Ru) dots were fabricated by $400^{\circ}C$ RTA (rapid thermal annealing) and ALD (atomic layer deposition). The dots were produced under the $400^{\circ}C$ RTA conditions for 10, 30 and 60 seconds on all Si(100)/200 nm-SiO2, glass, and glass/fluorine-doped tin oxide (FTO) substrates. Electrical sheet resistance, and surface microstructure were examined using a 4-point probe and FE-SEM (field emission scanning electron microscopy). Ru dots were observed when a 30 nm-Ru layer on a Si(100)/200 nm-SiO2 substrate was annealed for 10, 30 and 60 seconds, whereas the dots were only observed on a glass substrate when a 50 nm-Ru layer was annealed on glass. For a glass/FTO substrate, RTA <30 seconds was needed for 30 nm Ru thick films. Those dots can increase the effective surface area for silicon and glass substrates by up to 5-44%, and by 300% for the FTO substrate with a < $20^{\circ}$ wetting angle.