• 반도체디스플레이기술학회지
• /
• 제1권1호
• /
• pp.9-13
• /
• 2002

A polyimide-type electrostatic chuck (ESC) was fabricated for the application of holding 8-inch silicon wafers in the oxide etching equipment. For the fabrication of the unipolar ESC, core technologies such as coating of polyimide films and anodizing treatment of aluminum surface were developed. The polyimide films were prepared on top of thin coated copper substrates for the good electrical contacts, and the helium gas cooling technique was used for the temperature uniformity of the silicon wafers. The ESC was essentially working with an unipolar operation, which was easier to fabricate and operate compared to a bipolar operation. The chucking force of the ESC has been measured to be about 580 gf when the applied voltage was 1.5 kV, which was considered to be enough force to hold wafers during the dry etching processing. The employment of the ESC in etcher system could make 8% enhancement of the wafer processing yield.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제50권5호
• /
• pp.249-252
• /
• 2001

The paper represents the design and fabrication of an electrostatic micro actuator with $p^+$,/TEX> Si cantilevers. The micro actuator consists of a plate suspended by four $p^+$,/TEX> silicon cantilevers and an electrode on a glass substrate. The $p^+$,/TEX> Si structure is fabricated by the boron diffusion process and the anisotropic wet etch process. The cantilevers of the micro actuator curl down because of the residual stress gradient in $p^+$,/TEX> silicon. When the electrostatic forec is applied to the $p^+$,/TEX> cantilevers, the vertical displacement of the plate can be achieved. The deflection of the cantilever due to the residual stress gradient and the vertical displacement by electrostatic force were calculated. The displacement of the plate was measured with a laser displacement meter for various input voltages and frequencies. The feasibility of the proposed micro actuator for the applications to optical pickup devices or optical communication devices was confirmed by the experiments.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2005년도 하계학술대회 논문집 Vol.6
• /
• pp.445-446
• /
• 2005

This letter reports the fabrication of polycrystalline silicon thin-film transistors (poly-Si TFT) on flexible plastic substrates using amorphous silicon (a-Si) precursor films by sputter deposition. The a-Si films were deposited with mixture gas of argon and helium to minimize the argon incorporation into the film. The precursor films were then laser crystallized using XeCl excimer laser irradiation and a four-mask-processed poly-Si TFTs were fabricated with fully self-aligned top gate structure.

• Journal of the Optical Society of Korea
• /
• 제9권1호
• /
• pp.16-21
• /
• 2005

Using a cantilever type nanoprobe having a 100㎚m aperture at the apex of the pyramidal tip of a near-field scanning optical microscope (NSOM), nanopatterning of polymer films are conducted. Two different types of polymer, namely a positive photoresist (DPR-i5500) and an azopolymer (Poly disperse orange-3), spincoated on a silicon wafer are used as the substrate. A He-Cd laser with a wavelength of 442㎚ is employed as the illumination source. The optical near-field produced at the tip of the nanoprobe induces a photochemical reaction on the irradiated region, leading to the fabrication of nanostructures below the diffraction limit of the laser light. By controlling the process parameters properly, nanopatterns as small as 100㎚ are produced on both the photoresist and azopolymer samples. The shape and size variations of the nanopatterns are examined with respect to the key process parameters such as laser beam power, irradiation time or scanning speed of the probe, operation modes of the NSOM (DC and AC modes), etc. The characteristic features during the fabrication of ordered structures such as dot or line arrays using NSOM lithography are investigated. Not only the direct writing of nano array structures on the polymer films but also the fabrication of NSOM-written patterns on the silicon substrate were investigated by introducing a passivation layer over the silicon surface. Possible application of thereby developed NSOM lithography technology to the fabrication of data storage is discussed.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 추계학술대회 논문집 전기물성,응용부문
• /
• pp.49-52
• /
• 2003

Single crystalline silicon (SCS) was adopted for a reliable micromirror array of biochip fabrication applications. SCS has excellent mechanical properties and smooth surface, which is the best material for micromirror devices. The mirror array has $16{\times}16$ micromirrors and each mirror has a $120{\mu}m{\times}100{\mu}m$ reflective surface. The micromirror has simple torsional beam springs and electrostatic force was used for driving. The designed tilting angle was $9.6^{\circ}$, and the tilting angles were measured according to applied voltages. The surface roughness was measured by a laser profiler. The response time was measured using He-Ne laser and position sensitive diode (PSD), and the lifetime was checked for reliability proof.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 추계학술대회 논문집 전기물성,응용부문
• /
• pp.297-299
• /
• 2003

In this paper, we present the fabrication of copper electrode array and test of electrochemical discharge machining for the fabrication of microholes on Borofloat33 glass. Copper electrode array is fabricated by the bonding of silicon upper substrate and lower substrate and copper electroplate. The silicon upper electrode having microholes fabricated by ICP-RIE is the mold of copper electroplate. The lower substrate is used as the seed layer for copper electroplate after Au - Au thermocompression bonding with the upper substrate.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2009년도 제40회 하계학술대회
• /
• pp.1513_1514
• /
• 2009

This paper reports on a fabrication of novel substrate integrated waveguide (SIW)-based shielded stripline applicable to the broadband transverse electromagnetic (TEM) single-mode propagation. We suggested a structure for half-SIW and half-shielded stripline, which combined through the benzocyclobutene (BCB) bonding layer. The electrical interconnection between the sidewall of anisotropic wet-etched silicon and patterned BCB layers is measured subsequent to the metalization on the side wall. The proposed SIW-based shielded stripline has great potential in terms of simple fabrication, integration with planar circuits and monolithic system fabricated on a SIW structure.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 하계학술대회 논문집 C
• /
• pp.1994-1996
• /
• 1996

This paper presents the fabrication and testing of a polysilicon piezoresistive accelerometer with p+ silicon diaphragm by simple process such as two step photolithography for the RIE process to form the cantilevers and a deep anisotropic etch process for the complete fabrication of the accelerometer. The fabricated accelerometer consists of a seismic mass and four cantilevers on which polysilicon piezoresistors are formed. The measurement of the output signal from the bridge circuit of the fabricated accelerometer is carried out with the HP 3582A spectrum analyzer. The analysis of the experimental result is showed in terms of the sensitivity and the resonant frequency. At atmospheric condition, the measurement values of the sensitivity and the resonant frequency are $11\;{\mu}V/Vg$ and 475 Hz, respectively.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2000년도 추계학술대회논문집A
• /
• pp.743-746
• /
• 2000

Plastic microlenses play an important role in reducing the size, weight, and the cost of the systems in the fields of optical data storage and optical communication. In the present study, plastic microlens arrays were fabricated using micro-compression molding process. The design and fabrication procedures for mold insert were simplified by using silicon instead of metal. A simple but effective micro compression molding process, which uses polymer powder, were developed for microlens fabrication. The governing process parameters were temperature and pressure histories and the micromolding process was controlled such that the various defects developing during molding process were minimized. The radius and magnification ratio of the fabricated microlens were $125{\mu}m$ and over 3.0, respectively.

• 대한기계학회논문집A
• /
• 제25권8호
• /
• pp.1242-1245
• /
• 2001

Plastic microlenses play an important role in reducing the size, weight, and the cost of the systems in the fields of optical data storage and optical communication. In the present study, plastic microlens arrays were fabricated using micro-compression molding process. The design and fabrication procedures for mold insert were simplified by using silicon instead of metal. A simple but effective micro compression molding process, which uses polymer powder, were developed for microlens fabrication. The governing process parameters were temperature and pressure histories and the micromolding process was controlled such that the various defects developing during molding process were minimized. The radius and magnification ratio of the fabricated microlens were 125$\mu\textrm{m}$ and over 3.0, respectively.