• Title/Summary/Keyword: signal processor

Search Result 1,190, Processing Time 0.028 seconds

A Study on the Bit-slice Signal Processor for the Biological Signal Processing (생체 신호처리용 Bit-slice Signal Processor에 관한 연구)

  • Kim, Yeong-Ho;Kim, Dong-Rok;Min, Byeong-Gu
    • Journal of Biomedical Engineering Research
    • /
    • v.6 no.2
    • /
    • pp.15-22
    • /
    • 1985
  • We have developed a microprogramir!able signal processor for real-time ultrasonic signal processing. Processing speed was increased by the parallelism in horizontal microprogram using 104bits microcode and the Pipelined architecture. Control unit of the signal processor was designed by microprogrammed architec- ture and writable control store (WCS) which was interfaced with host computer, APPLE- ll . This enables the processor to develop and simulate various digital signal processing algorithms. The performance of the processor was evaluated by the Fast Fourier Transform (FFT) program. The execution time to perform 16 bit 1024 points complex FF7, radix-2 DIT algorithm, was about 175 msec with IMHz master Clock. We can use this processor to Bevelop more efficient signal processing algorithms on the biological signal processing.

  • PDF

Design and Implementation of Digital Signal Processor and Development System (Digital Signal Processor와 개발시스템의 설계 및 구현)

  • Lim, Kwang Il;Lee, Woo Sun;Shin, In Chul;Rhee, Tae Won
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.6
    • /
    • pp.902-907
    • /
    • 1986
  • A real-time microprogrammable digital signal processor is designed and implemented using the bit-slice logic, a parallel multiplier, 74 series TTLs and MOS memories. A microinstruction set for the processor is defined and an application program development system is constructed. For its performance evalution, a digital filter and FFT are implemented with this digital signal processor. It is proved that this processor is faster than commrcially available single chip digital signal processors such as \ulcornerD 7720, AMI 2811, enabling very high speed digital signal processing.

  • PDF

Computer Application to ECG Signal Processing

  • Okajima, Mitsuharu
    • Journal of Biomedical Engineering Research
    • /
    • v.6 no.2
    • /
    • pp.13-14
    • /
    • 1985
  • We have developed a microprogramir!able signal processor for real-time ultrasonic signal processing. Processing speed was increased by the parallelism in horizontal microprogram using 104bits microcode and the Pipelined architecture. Control unit of the signal processor was designed by microprogrammed architec- ture and writable control store (WCS) which was interfaced with host computer, APPLE- ll . This enables the processor to develop and simulate various digital signal processing algorithms. The performance of the processor was evaluated by the Fast Fourier Transform (FFT) program. The execution time to perform 16 bit 1024 points complex FF7, radix-2 DIT algorithm, was about 175 msec with IMHz master Clock. We can use this processor to Bevelop more efficient signal processing algorithms on the biological signal processing.

  • PDF

Effects Analysis of DRAM for Digital Signal Processor Performance (디지털 신호처리 프로세서의 성능에 대한 DRAM의 영향 분석)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.18 no.3
    • /
    • pp.177-183
    • /
    • 2018
  • Currently, digital signal processing systems are used extensively in image processing, audio processing, filtering, and equalizations, etc. In addition, the importance of DRAM, which has a great influence on the performance of an digital signal processor has been increased, making research on DRAM actively conducted in industry and academia. Therefore, it is important to have a more accurate DRAM model in order to obtain reliable results when evaluating the performance of a digital signal processor through simulation. In this paper, we developed a digital signal processor simulator capable of inter-working with a DRAM simulator. With the simulator, we analyzed the influence of the DRAM model which operates correctly on a cycle-by-cycle basis, on the performance of the digital signal processor by using the UTDSP digital signal benchmark.

Performance Study of Multicore Digital Signal Processor Architectures (멀티코어 디지털 신호처리 프로세서의 성능 연구)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.13 no.4
    • /
    • pp.171-177
    • /
    • 2013
  • Due to the demand for high speed 3D graphic rendering, video file format conversion, compression, encryption and decryption technologies, the importance of digital signal processor system is growing rapidly. In order to satisfy the real-time constraints, high performance digital signal processor is required. Therefore, as in general purpose computer systems, digital signal processor should be designed as multicore architecture as well. Using UTDSP benchmarks as input, the trace-driven simulation has been performed and analyzed for the 2 to 16-core digital signal processor architectures with the cores from simple RISC to in-order and out-of-order superscalar processors for the various window sizes, extensively.

Design and Implementation of Multi-mode Sensor Signal Processor on FPGA Device (다중모드 센서 신호 처리 프로세서의 FPGA 기반 설계 및 구현)

  • Soongyu Kang;Yunho Jung
    • Journal of Sensor Science and Technology
    • /
    • v.32 no.4
    • /
    • pp.246-251
    • /
    • 2023
  • Internet of Things (IoT) systems process signals from various sensors using signal processing algorithms suitable for the signal characteristics. To analyze complex signals, these systems usually use signal processing algorithms in the frequency domain, such as fast Fourier transform (FFT), filtering, and short-time Fourier transform (STFT). In this study, we propose a multi-mode sensor signal processor (SSP) accelerator with an FFT-based hardware design. The FFT processor in the proposed SSP is designed with a radix-2 single-path delay feedback (R2SDF) pipeline architecture for high-speed operation. Moreover, based on this FFT processor, the proposed SSP can perform filtering and STFT operation. The proposed SSP is implemented on a field-programmable gate array (FPGA). By sharing the FFT processor for each algorithm, the required hardware resources are significantly reduced. The proposed SSP is implemented and verified on Xilinxh's Zynq Ultrascale+ MPSoC ZCU104 with 53,591 look-up tables (LUTs), 71,451 flip-flops (FFs), and 44 digital signal processors (DSPs). The FFT, filtering, and STFT algorithm implementations on the proposed SSP achieve 185x average acceleration.

Design and Implementation of Optical Signal Processor in Fiber-Optic Current Transducer for Electric Equipments (전력기기용 고안정성 광섬유 CT 센서의 광 신호처리기 설계 및 구현)

  • Jang, Nam-Young;Choi, Pyung-Suk;Eun, Jae-Jeong;Cheong, Hyeon-Seong
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.8 no.3
    • /
    • pp.171-177
    • /
    • 2007
  • In this paper, we have designed and implemented an optical signal processor in order to use in a fiber-optic current CT for electric equipments where its properties were discussed. The fabricated optical signal processor is used to reduce a measurement current error that induced by the effects of intensity variation in the optical output signal due to losses coming from optical components or polarization variation in a PFOCS. Also, the optical signal processor was fabricated in compact/lightweight with unification of opto-electronic transducer part, analog signal process part, and real-time measurement part consisted of a level shift and ${\mu}-processor$. The experiment of optical signal processor has been performed in the range of $0{\sim}7,500A$ using the PFOCS made all fiber-optic components. As a result of experiment, the linearity error of measurement current is less than 1.7% and its average error is less than 0.3% in the range of $1,000A{\sim}7,000A$.

  • PDF

DSP를 이용한 MSP(Multimedia Signal Processor)의 구현

  • 이준형;최윤식
    • ICROS
    • /
    • v.4 no.2
    • /
    • pp.15-17
    • /
    • 1998
  • DSP(Digital Signal Processor)는 신호처리의 응용에 있어서 실시간 처리가 요구되는 경우 탁월한 성능을 나타낸다. 멀티미디어 서비스를 위해서는 전송되어 들어오는 데이터를 빠른 시간에 처리를 하여 원하는 서비스를 제공해야 한다. 따라서 사용자 측에서는 전송된 데이터의 실시간 처리를 위한 특별한 장치가 요구된다. 본 논문에서는 이러한 용도를 위해 DSP를 이용하여 MSP(Multimedia Signal Processor)를 설계한다.

  • PDF

A Study on the Robust Real-Time Signal Processor of a Laser Doppler Vibrometer for Noises (노이즈에 둔감한 레이저 진동계측기용 실시간 신호처리 장치에 관한 연구)

  • Park, Seung-Kyu;Baik, Sung-Hoon;Kim, Cheol-Jung
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.16 no.1 s.94
    • /
    • pp.61-67
    • /
    • 1999
  • A laser Doppler vibrometer based on the laser heterodyne interferometry is employed to measure the vibration velocity of vibrating objects. In this paper, we propose a real time analog signal processor of a laser Doppler vibrometer to reduce the degradation of Doppler signals mainly caused by environmental noises. In the proposed real time signal processor of an laser Doppler vibrometer, a pre-processor and a logical motion direction detector are designed to reduce the detection errors of the object motion direction. Also, a noise detection and rejection circuit is designed to reject the unfiltered noises.

  • PDF

Interferometric fiberoptic sensor signal processor for smart structures (지능형 구조물을 위한 간섭형 광섬유 센서 신호처리기)

  • 홍영준;예윤해
    • Korean Journal of Optics and Photonics
    • /
    • v.14 no.6
    • /
    • pp.588-593
    • /
    • 2003
  • A signal processor for interferometeric fiber optic sensors, which measure dynamic quantities of frequency up to 1 KHz with high sensitivity, is developed. It is a high-speed version of the all-digital phase tracking (ADPT) processor that was used to measure static or slowly-varying quantities. The processor was applied to a fiber optic Mach-Zehnder interferometer to evaluate the performance. The measured total harmonic distortion was near to -50 ㏈, which is the theoretical limit or the ADPT signal processing.