• Journal of Power Electronics
• /
• v.15 no.6
• /
• pp.1577-1583
• /
• 2015

In this research, a combined adaptive-robust current controller is developed for non-minimum-phase DC-DC converters in a wide range of operations. In the proposed nonlinear controller, load resistance, input voltage and zero interval of the inductor current are estimated using developed adaptation rules and knowing the operating mode of the converter for the closed-loop control is not required; hence, a single controller can be employed for a wide load and line changes in discontinuous and continuous conduction operations. Using the TMS320F2810 digital signal processor, the experimental response of the proposed controller is presented in different operating points of the buck/boost converter. During transition between different modes of the converter, the developed controller has a better dynamic response compared with previously reported adaptive nonlinear approach. Moreover, output voltage steady-state error is zero in different conditions.

• Journal of Power System Engineering
• /
• v.17 no.5
• /
• pp.128-137
• /
• 2013

Modern transmission technologies such as automated manual transmission(AMT) and dual clutch transmission(DCT) are interested to all manufactures due to their fuel efficiency and driver's convenience, especially in a hybrid system. AMT has advantages in that they have a high efficiency of manual transmissions(MT) and offer operation convenience similar to automatic transmissions(AT), but it has some disadvantages in that they have torque gap during gear shift and shift time. To reduce disadvantages, it is necessary to evaluate errors and characteristics as a developing simulation model before experimental verification. The purpose of this study is to develop virtual components and simulate the transient response of AMT. A dynamic AMT model and a control logic for an integrated vehicle model have been developed using Matlab/Simulink as a simulation platform. In this paper, the clutch model to describe the stick-slip transition mode and the transmission model to describe the neutral gear shifting is introduced and compared with each other.

• Nuclear Engineering and Technology
• /
• v.52 no.7
• /
• pp.1417-1428
• /
• 2020

The design of a nuclear reactor core requires basic thermal-hydraulic information concerning the heat transfer regime at which onset of nucleate boiling (ONB) will occur, the pressure drop and flow rate through the reactor core, the temperature and power distributions in the reactor core, the departure from nucleate boiling (DNB), the condition for onset of flow instability (OFI), in addition to, the critical velocity beyond which the fuel elements will collapse. These values depend on coolant velocity, fuel element geometry, inlet temperature, flow direction and water column above the top of the reactor core. Enough safety margins to ONB, DNB and OFI must-emphasized. A heat transfer package is used for calculating convection heat transfer coefficient in single phase turbulent, transition and laminar regimes. The main objective of this paper is to study the possibility of power upgrading of WWR-S research reactor from 2 to 10 MW_th. This study presents a one-dimensional mathematical model (axial direction) for steady-state thermal-hydraulic design and analysis of the upgraded WWR-S reactor in which two types of plate fuel elements are employed. FOR-CONV computer program is developed for the needs of the power upgrading of WWR-S reactor up to 10 MW_th.

• Nuclear Engineering and Technology
• /
• v.51 no.7
• /
• pp.1816-1821
• /
• 2019

This research investigates the feasibility of using the thermoelectric power to monitor the thermal embrittlement in 2507 super duplex stainless steel (SDSS) exposed to a temperature between $280^{\circ}C$ and $500^{\circ}C$. It is well known that the precipitation of Cr-rich ${\alpha}^{\prime}$ phase as a result of the spinodal decomposition is the major cause of the embrittlement and the loss of corrosion resistance in this material. The specimens are thermally aged at $475^{\circ}C$ for different holding times. A series of mechanical testing including the tensile test, Vickers microhardness measurement, and Charpy impact test are conducted to determine the property changes with holding time due to the embrittlement. The mechanical strengths and ferrite hardness exhibit very similar trends. Scanning electron microscopy images of impactfractured surfaces reveal a ductile to brittle transition in the fracture mode as direct evidence of the embrittlement. It is shown that the thermoelectric power is highly sensitive to the thermal embrittlement and has an excellent linear correlation with the ferrite hardness. This paper, therefore, demonstrates that the thermoelectric power is an excellent nondestructive evaluation technique for detecting and evaluating the $475^{\circ}C$ embrittlement of field 2507 SDSS structures.

• Journal of Power Electronics
• /
• v.4 no.1
• /
• pp.46-55
• /
• 2004

This paper presents a high-frequency ZVS-PWM boost chopper-fed DC-DC converter with a single active auxiliary edge resonant snubber in the load-side which can be designed for power conditioners such as solar photovoltaic generation, fuel cell generation, battery and super capacitor energy storages. Its principle operation in steady-state is described in addition to a prototype setup. The experimental results of ZVS-PWM boost chopper-fed DC-DC converter proposed here, are evaluated and verified with a practical design model in terms of its switching voltage and current waveforms, the switching v-i trajectory, the temperature performance of IGBT module, the actual power conversion efficiency and the EMI of radiated and conducted emissions. And then discussed and compared with the hard switching scheme from an experimental point of view. Finally, this paper proposes a practical method to suppress parasitic oscillation due to the active auxiliary resonant switch at ZCS turn off mode transition with the aid of an additional lossless clamping diode loop, and reduced the EMI conducted emission in this paper.

• Journal of Power Electronics
• /
• v.14 no.4
• /
• pp.661-670
• /
• 2014

A new DC/DC converter with zero voltage switching is proposed for applications with high input voltage and high load current. The proposed converter has two circuit modules that share load current and power rating. Interleaved pulse-width modulation (PWM) is adopted to generate switch control signals. Thus, ripple currents are reduced at the input and output sides. For high-voltage applications, each circuit module includes two half-bridge legs that are connected in series to reduce switch voltage rating to $V_{in}/2$. These legs are controlled with the use of asymmetric PWM. To reduce the current rating of rectifier diodes and share load current for high-load-current applications, two center-tapped rectifiers are adopted in each circuit module. The primary windings of two transformers are connected in series at the high voltage side to balance output inductor currents. Two series capacitors are adopted at the AC terminals of the two half-bridge legs to balance the two input capacitor voltages. The resonant behavior of the inductance and capacitance at the transition interval enable MOSFETs to be switched on under zero voltage switching. The circuit configuration, system characteristics, and design are discussed in detail. Experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.

• Proceedings of the KAIS Fall Conference
• /
• 2004.06a
• /
• pp.193-197
• /
• 2004

The four-leg Voltage Source Converter(VSC) can use the DC link voltage effectively by the 3-D SVPWM method. Hence the DC battery voltage can be reduced by $15\%$ in comparison to that of the conventional line-interactive UPS system. In this paper a novel line interactive Uninterruptible Power Supply(UPS) using the two four-leg VSCs is proposed. One VSC is in parallel with the ac link reactor of the power source side, and the other is in series with the load. The parallel four-leg voltage source inverter controls the three-phase line voltage independently in order to control the line reactor current indirectly. It eliminates the neutral line current and the active ripple power of the source side using the pqr theory so that unity power factor and the sinusoidal source current can be achieved even though both the source and the load voltages have zero sequence components. The series four-leg voltage source inverter compensates the line voltage and allows it to be balanced and harmonic-free. Both of the parallel and series four-leg voltage source inverters always act as independently controllable voltage sources, so that the three-phase output voltage shows a seamless transition to the backup mode. The feasibility of the proposed UPS system has been investigated and verified through computer simulations results.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.18 no.7
• /
• pp.1652-1656
• /
• 2014

In this work, we demonstrated a 77 GHz waveguide VCO with transition from WR-12 to WR-10 for anti-collision radar applications. The fabricated waveguide VCO consists of a GaAs-based Gunn diode, a varactor diode, a waveguide transition, and two bias posts for operating as a LPF and a resonator. The cavity is designed for fundamental mode at 38.5 GHz and operated at second hormonic of 77 GHz. The waveguide transition has a 1.86 dB of insertion loss and -30.22 dB of S11 at the center frequency of 77 GHz. The fabricated VCO achieves an oscillation bandwidth of 870 MHz. Output power is from 12.0 to 13.75 dBm and phase noise is -100.78 dBc/Hz at 1 MHz offset frequency from the carrier.

• Journal of Power Electronics
• /
• v.17 no.4
• /
• pp.892-904
• /
• 2017

A design of a Class-E inverter with only one inductor and one capacitor is presented. It is operated at the optimal operation mode for domestic cooker. The design principle is based on the zero-voltage derivative switching (ZVDS) of the Class-E inverter with a parallel load network, which is a parallel resonant equivalent circuit. An induction load characterization is obtained from a large-signal excitation test bench, which is the key to an accurate design of the induction cooker system. Consequently, the proposed scheme provides a more systematic, simple, accurate, and feasible solution than the conventional quasi-resonant inverter analysis based on series load network methodology. The derivative of the switch voltage is zero at the turn-on transition, and its absolute value is relatively small at the turn-off transition. Switching losses and noise are reduced. The parameters of the ZVDS Class-E inverter for the domestic induction cooker must be selected properly, and details of the design of the components of this Class-E inverter need to be addressed. A 1,200 W prototype is designed and evaluated to verify the validation of the proposed topology.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.6 no.3
• /
• pp.154-161
• /
• 2006

This paper describes the new types of ngative differential resistance (NDR) IC applications which use a monolithic quantum-effect device technology based on the RTD/HBT heterostructure design. As a digital IC, a low-power/high-speed MOBILE (MOnostable-BIstable transition Logic Element)-based D-flip flop IC operating in a non-return-to-zero (NRZ) mode is proposed and developed. The fabricated NRZ MOBILE D-flip flop shows high speed operation up to 34 Gb/s which is the highest speed to our knowledge as a MOBILE NRZ D-flip flop, implemented by the RTD/HBT technology. As an analog IC, a 14.75 GHz RTD/HBT differential-mode voltage-controlled oscillator (VCO) with extremely low power consumption and good phase noise characteristics is designed and fabricated. The VCO shows the low dc power consumption of 0.62 mW and good F.O.M of -185 dBc/Hz. Moreover, a high-speed CML-type multi-functional logic, which operates different logic function such as inverter, NAND, NOR, AND and OR in a circuit, is proposed and designed. The operation of the proposed CML-type multi-functional logic gate is simulated up to 30 Gb/s. These results indicate the potential of the RTD based ICs for high speed digital/analog applications.