• Title/Summary/Keyword: phase-to-ground fault

Search Result 144, Processing Time 0.024 seconds

Analysis on How to Locate the Maximum Line Voltage to Hull in Steady State on the Vector Diagram Onboard Vessels

  • Choi, Soon-Man
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.35 no.7
    • /
    • pp.966-973
    • /
    • 2011
  • Power distribution onboard vessel is typically configured as ungrounded system due to the ability to continuously supply electric power even when an earth fault occurs. The impedance connections between 3 phase power lines and hull cause the line-to-hull voltages to become unstable and increased in case the impedances are unbalanced, bringing the situation susceptible to electric shock and deterioration of insulation material. Also the line-to-hull voltage can reach to a certain maximum value in the steady state depending on the distributed capacitances and grounding resistances between lines and hull. This study suggests how to find and calculate the maximum line-to-hull voltage in view of magnitude and phase angle based on the vector diagram.

Implementation of Data Monitoring and Acquisition System for Real-time Rotating Machinery based on oneM2M (oneM2M 표준 기반 실시간 회전기기 센싱 데이터 수집 및 모니터링 시스템 구현)

  • Lee, Young-Dong
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.20 no.1
    • /
    • pp.57-62
    • /
    • 2019
  • In this paper, oneM2M based data monitoring and acquisition system is designed and implemented to measure and transmit the voltage, current, temperature, acceleration and vibration of the motor. The proposed system can detect electrical faults (overcurrent, reverse phase, phase loss, ground fault) and mechanical faults (MC counter, motor operation time, bearing and winding temperature, motor speed, insulation resistance). The system consists of sensor data collection, web server, php, database, wired/wireless communication system. The insulation resistance and the motor speed were measured, and the experimental results were similar for both the test resistance value and the reference input value.

Analysis of Control Algorithm for Instantaneous Voltage Sag Corrector (순시적인 전압 sag 보상기에 대한 제어 알고리즘의 해석)

  • 이상훈;김재식;최재호
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.2
    • /
    • pp.173-179
    • /
    • 2001
  • This paper represents the control algorithm of the instantaneous voltage sag corrector for the power quality enhancement in distribution line. Especially, a novel detection technique of the symmetrical components is proposed for the analysis of the three-phase unbalanced and asymmetrical problems caused by the single line ground fault which is he most frequent event. This proposed method is based on the simple calculation and the control references of the symmetrical components for voltage compensation can be described as dc value without any other phase detection procedure. And also, for the generation of the reference voltages, the UF and MF defined by IEC is considered. Using this proposed control algorithm, the compensator has the fast dynamic characteristics and the THD of the compensated voltage waveform is very low. Finally, the validity of the proposed algorithm is proved by the PSCAD/EMTDC simulation and experimental results.

  • PDF

Fast built-in current sensor for $\textrm{I}_{DDQ}$ testing ($\textrm{I}_{DDQ}$ 테스팅을 위한 빠른 재장형 전류감지기)

  • 임창용;김동욱
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.811-814
    • /
    • 1998
  • REcent research about current testing($\textrm{I}_{DDQ}$ testing) has been emphasizing that $\textrm{I}_{DDQ}$ testing in addition to the logical voltage testing is necessary to increase the fault coverage. The $\textrm{I}_{DDQ}$. testing can detect physical faults other than the classical stuck-at type fault, which affect reliability. One of the most critical issues in the $\textrm{I}_{DDQ}$ testing is to insert a built-in current sensor (BICS) that can detect abnormal static currents from the power supply or to the ground. This paper presents a new BICS for internal current testing for large CMOS logic circuits. The proposed BICS uses a single phase clock to minimize the hardware overhead. It detects faulty current flowing and converts it into a corresponding logic voltage level to make converts it into a corresponding logic voltage level to make it possible to use the conventional voltage testing techniqeus. By using current mirroring technique, the proposed BICS can work at very high speed. Because the proposed BICS almost does not affects normal operation of CUT(circuit under test), it can be used to a very large circuit without circuit partitioning. By altenating the operational modes, a circuit can be $\textrm{I}_{DDQ}$-tested as a kind of self-testing fashion by using the proposed BICS.

  • PDF

Distance Relaying Algorithm Using a DFT-based Modified Phasor Estimation Method (DFT 기반의 개선된 페이저 연산 기법을 적용한 거리계전 알고리즘)

  • Lee, Dong-Gyu;Kang, Sang-Hee
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.8
    • /
    • pp.1360-1365
    • /
    • 2010
  • In this paper, we propose a distance relaying algorithm using a Discrete Fourier Transform (DFT)-based modified phasor estimation method to eliminate the adverse influence of exponentially decaying DC offsets. Most distance relays are based on estimating phasors of the voltage and current signals. A DFT is generally used to calculate the phasor of the fundamental frequency component in digital protective relays. However, the output of the DFT contains an error due to exponentially decaying DC offsets. For this reason, distance relays have a tendency to over-reach or under-reach in the presence of DC offset components in a fault current. Therefore, the decaying DC components should be taken into consideration when calculating the phasor of the fundamental frequency component of a relaying signal. The error due to DC offsets in a DFT is calculated and eliminated using the outputs of an even-sample-set DFT and an odd-sample-set DFT, so that the phasor of the fundamental component can be accurately estimated. The performance of the proposed algorithm is evaluated for a-phase to ground faults on a 345 kV, 50 km, simple overhead transmission line. The Electromagnetic Transient Program (EMTP) is used to generate fault signals. The evaluation results indicate that adopting the proposed algorithm in distance relays can effectively suppress the adverse influence of DC offsets.

Modeling for Utility Interactive Photovoltaic Power Generation System using PSCAD/EMTDC (PSCAD/EMTDC를 이용한 태양광 발전시스템의 배전계통 연계운전을 위한 모델링)

  • Kim, Woo-Hyun;Kang, Min-Kyu;Kim, Eung-Sang;Kim, Ji-Won;Ro, Byong-Kwon;Yu, In-Keun
    • Proceedings of the KIEE Conference
    • /
    • 1999.07c
    • /
    • pp.1180-1182
    • /
    • 1999
  • Modeling for utility interactive photovoltaic power generation system has been studied using PSCAD/EMTDC. The proposed model system consists of a simple utility circuit configuration, 3kW of single phase utility interactive photovoltaic system, single phase PWM voltage source inverter module, and feed forward PID controller as control circuit. In the system, the DC current is assumed constant, and the voltage source inverter provides sinusoidal ac current for the loads of utility system. The simulation results are given in order to verify the effectiveness of the proposed model. The phases of output voltage of utility system and the output current of the inverter module are compared. Especially, the compensation effect of the photovoltaic system for the unbalanced load is analyzed. and the transient phenomena for a phase to ground fault are also simulated.

  • PDF

Accident Risk Assessment between Power Cable Head and Safety Shutter in Medium Voltage Metal-Clad Switchgear (고압폐쇄분전반의 전력케이블 헤드와 안전셔터에서의 사고위험 평가)

  • Shong, Kil-Mok;Han, Woon-Ki;Kim, Young-Seok
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2006.05a
    • /
    • pp.264-267
    • /
    • 2006
  • This paper describes the accident analysis by modeling the current transformer mounting in meaium voltage metal-clad switchgear(MCSG). In analyzing the accident the reconstruction at the current transformer mounting(VCB connecting guide) has to be taken into account. The accident was modelled as a 3-phase ground fault mounting between the end plate of a high voltage lines and the safety shutter at the current transformer mounting of the VCB inside the metal clad switchgear. Since the outside maintenance of the metal clad switchgear is restricted by the enclosed compartments, its circumference has to be kept clean. Through the reconstruction results, it was confirmed that the fault of the enclosed switchboard could be reduced when the shutter made of Fe material was changed into an insulation.

  • PDF

Comparison of Direct Grounding and Non-grounding Methods according to the Power Supply Method for Power Supply to the Consumer Load (수용가의 변압기 중성점 직접접지 방식과 비접지 방식의 비교)

  • Ki-Cheol Park;Ok-Nam Park
    • Journal of the Society of Disaster Information
    • /
    • v.20 no.3
    • /
    • pp.541-548
    • /
    • 2024
  • Purpose: This study aims to compare the grounding methods of transformers currently used in most industrial sites in Korea to analyze the stability of power quality and the risk of electric shock. Method: The ungrounded method allows for continuous power supply even in the event of a single-phase ground fault, resulting in a lower risk of electric shock. In contrast, the solidly grounded method focuses on quickly cutting off power during incidents such as ground faults or lightning strikes to protect load equipment, as explained through literature comparison. Result and Conclusion: It is concluded that the ungrounded method is preferable in environments where continuous power supply is essential.

Analytical and Experimental studies on Dielectric Characteristics of High Voltage Superconducting Machines in Liquid Nitrogen (액체질소를 사용하는 초전도 고전압 전력기기의 절연 특성 연구)

  • Na, J.B.;Ko, T.K.;Kang, H.;Seok, B.Y.;Kim, T.J.
    • Progress in Superconductivity and Cryogenics
    • /
    • v.13 no.1
    • /
    • pp.46-50
    • /
    • 2011
  • The electrical insulation design of high voltage superconducting fault current limiters (SFCLs) should be confirmed to be applied for the stabilization of the power grid. This paper describes numerical analysis and AC dielectric experiments for developing high voltage SFCLs. The electric field distributions between applied high voltage part and ground were calculated by finite element method (FEM) simulation tool and AC criterion of liquid nitrogen at 200 kPa was calculated from correlation between the field utilization factor and FEM simulation results. This paper deals with ceonceptual insulation design of a 154 kV class single-phase no-inductively wound solenoid type SFCL which was focused on gap distance between the cryostat and superconducting coils. Furthermore, the shield ring effect was confirmed to reduce maximum electric field at applied high voltage part.

A Study on the Unbalanced Current Distribution of HTS Power Cable (초전도 전력케이블의 전류 불평형에 관한 연구)

  • Kim, Jae-Ho;Park, Chung-Hwa
    • Journal of the Korean Society of Safety
    • /
    • v.27 no.6
    • /
    • pp.43-47
    • /
    • 2012
  • The unbalance currents flow the High Temperature Superconducting (HTS) power cable caused by asymmetrical fault, harmonic distortion and unbalanced load. That problem causes additional loss and leakage field in the HTS power cable, and deteriorates the electric power quality and stability. In addition, large amounts of unbalanced current can cause negative sequence and ground relays to operate. This paper presents an analysis unbalanced three-phase current distribution in HTS power cable caused by unbalanced load condition and grounding methods using PSCAD/EMTDC. The results obtained through the analysis would provide important data for the design of HTS power cables and valid information for their installation in power system.