• Title/Summary/Keyword: phase only filter

Search Result 168, Processing Time 0.021 seconds

Enhancement of Excitation in Low-bit-rate Speech Coders (저 전송률 음성 부호화기를 위한 여기 신호 개선 알고리즘에 관한 연구)

  • 이미숙;김홍국;최승호;김도영
    • Proceedings of the IEEK Conference
    • /
    • 2003.11a
    • /
    • pp.57-60
    • /
    • 2003
  • In this paper, we propose a new excitation enhancement technique to improve the speech quality of low bit rate speech coders. The proposed technique is based on a harmonic model and it is employed only in the decoding process of speech coders without any additional bits. We develop the procedure of harmonic model parameters estimation and harmonic generation. and apply the technique to a current state of the art low bit rate speech coder, ITU-T G.729 Annex D. Also its performance is measured by using the ITU-T P.862 PESQ score and compared to those of the phase dispersion filter and the long-term postfilter applied to the decoded excitation. It is shown that the proposed excitation enhancement technique can improve the quality of decoded speech and provide better quality for male speech than other techniques.

  • PDF

Excitation Enhancement Based on a Selective-Band Harmonic Model for Low-Bit-Rate Code-Excited Linear Prediction Coders (저전송률 코드여기 선형 예측 부호화기를 위한 선택적 대역 하모닉 모델 기반 여기신호 개선 알고리즘)

  • Lee, Mi-Suk;Kim, Hong-Kook;Choi, Seung-Ho;Kim, Do-Young
    • Speech Sciences
    • /
    • v.11 no.2
    • /
    • pp.259-269
    • /
    • 2004
  • In this paper, we propose a new excitation enhancement technique to improve the speech quality of low bit-rate code-excited linear prediction (CELP) coders. The proposed technique is based on a harmonic model and it is employed only in the decoding process of speech coders without any additional bits. We develop the procedure of harmonic model parameter estimation and harmonic generation, and apply this technique to a current state-of-the-art low bit rate speech coder, ITU-T G.729 Annex D. Also, its performance is measured by using the ITU-T P.862 PESQ score and compared to those of the phase dispersion filter and the long-term postfilter applied to the decoded excitation. It is shown that the proposed excitation enhancement technique can improve the quality of decoded speech and provide better quality for male speech than other techniques.

  • PDF

A Study on the Design of Step Up DC-DC Converter and Parallel Operation (승압형 DC-DC 컨버터의 설계 및 병렬운전에 관한 연구)

  • 서광덕;홍찬욱;설승기;박민호
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.41 no.6
    • /
    • pp.579-587
    • /
    • 1992
  • This paper is to study on the step-up DC-DC converter for power system which yields output characteristics of low voltage and high current, such as fuel cell generation system. DC-AC-DC scheme is suggested for high ratio of voltage conversion. Three phase MOSFET-SPWM inverter is adopted for intermediate AC conversion and inverter output frequency is chosen at 400[Hz] in order to reduce the size of magnetic circuit and DC filter. Since control strategy which combines voltage controller with current controller in parallel is used, good output performance is obtained both in steady state and in transient state like load variation, not only in single unit operation but also in parallel operation.

A CMOS Op-amp Design of Improved Common Mode Feedback(CMFB) Circuit for High-frequency Filter Implementation (고주파용 필터구현을 위한 개선된 CMFB회로를 이용한 CMOS Op-amp 설계)

  • Lim, Dae-Sung;Choi, Young-Jae;Lee, Meung-Su;Kim, Dong-Yong
    • Proceedings of the KIEE Conference
    • /
    • 1993.07a
    • /
    • pp.479-482
    • /
    • 1993
  • A fully balanced differential amplifier can achieve high-gain wide-bandwidth characteristics. And also, Offset PSRR, CMRR and Noise performance of that are excellent, but these merits can be achieved only when the architecture holds fully balanced. Commonly, the fully balanced differential amplifier has a common mode feedback(CMFB) circuit in order to maintain the balance. This paper presents improved characteristics of the CMFB circuit and designs the wide-bandwidth CMOS Op-amp. The unity gain bandwidth of this Op-amp is 50MHz with the load capacitor 2pF, and the value of phase margin is $85^{\circ}$.

  • PDF

A Study on the Optical Pattern Recognition using pSDF and Nonlinear Correlator (pSDF와 비선형 상관기를 이용한 광패턴 인식에 관한 연구)

  • 정창규;임종태;김경태;박한규
    • Korean Journal of Optics and Photonics
    • /
    • v.1 no.2
    • /
    • pp.130-134
    • /
    • 1990
  • In this paper, pSDF-based referance image is reahzed. Using BJTC(binary joint transform correlator) as nonlinear correlator, optical pattern recognition for interclass discrimination is performed. Experimental results show that correlation peak intensity of one calss is two times higher than that of the other class, which indicates its superiority in discrimination sensitivity.

  • PDF

Development of Data recovery circuit of noncoherent GPS receiver using CPSO (CPSO를 이용한 비동기 GPS 위성 수신기의 데이터 추출회로 개발)

  • Kim, Sung-Gon;Jeong, Bok-Kyo;Lee, Chang-Ho;Jeong, Myeong-Deok;Byon, Kun-Sik
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.149-152
    • /
    • 1998
  • A synchronization is very important element not only wire communication but also wireless communication. A synchronous oscillator(SO) is a network which synchronizes, tracks, filter, amplifies and divides (if necessary) in a single process. The coherent phase synchronous oscillator(CPSO) is created by adding two external loops to the SO. The CPSO ratains all virtues of a SO while providing coherency throughout the tracking range. This paper has applied a clock recovery of GPS signal using CPSO.

  • PDF

A High Speed and Low Jitter PLL Clock generator (고속 저잡음 PLL 클럭 발생기)

  • Cho, Jeong-Hwan;Chong, Jong-Wha
    • Journal of the Institute of Electronics Engineers of Korea TE
    • /
    • v.39 no.3
    • /
    • pp.1-7
    • /
    • 2002
  • This paper presents a new PLL clock generator that can improve a jitter noise characteristics and acquisition process by designing a multi-PFD(Phase Frequency Detector) and an adaptive charge pump circuit. The conventional PLL has not only a jitter noise caused from such a demerit of the wide dead zone and duty cycle, but also a long delay interval that makes a high speed operation unable. An advanced multi-structured PFD circuit using the TSPC(True Single Phase Clocking) circuit is proposed, in which it shows an excellent functionalities in terms of the jitter noises by designing its circuit with the exact dead zone and duty cycle. Our new designed adaptive charge pump in the loop filter of a PLL can improve an acquisition characteristic by adaptively increasing of current. The Hspice simulation is done to evaluate the performance of the proposed circuit. Simulation result shows that our PLL has under 0.01ns in the dead zone, no influence from the duty cycle of input signals and under 50ns in the acquisition time. This circuit will be able to be used in develops of high-performance microprocessors and digital systems.  

Current Sensorless Three Phase PWM AC/DC Boost Converter with Unity Power Factor (전류센서리스 단위역률 3상 PWM AC/DC Boost 컨버터)

  • 천창근;김철우
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.17 no.6
    • /
    • pp.105-112
    • /
    • 2003
  • Diode rectifier which can't be controlled output voltage and phase control converter as AC/DC converter have low power factor and harmonics of lower order in the line current. In this paper, three phase PWM(Pulse Width Modulation) AC/DC boost converter is studied to solve these problems. The characteristics of a proposed converter are to control the phase of current without current sensor as a very simple control algorithm using circuit parameters only and to apply sinusoidal PWM method with fixed switching frequency due to a difficult design of input filter and switching device. We simulate for the proposed algorithm that high power factor is achieved and DC link voltage has fast dynamic response without ripple in rectifying and regenerating operation. As a result of experiment with circuit parameter(inductor, capacitor) decided in simulation, the proposed converter had high power factor and reduction of low order harmonics as against diode rectifier.

SplitScreen: Enabling Efficient, Distributed Malware Detection

  • Cha, Sang-Kil;Moraru, Iulian;Jang, Ji-Yong;Truelove, John;Brumley, David;Andersen, David G.
    • Journal of Communications and Networks
    • /
    • v.13 no.2
    • /
    • pp.187-200
    • /
    • 2011
  • We present the design and implementation of a novel anti-malware system called SplitScreen. SplitScreen performs an additional screening step prior to the signature matching phase found in existing approaches. The screening step filters out most non-infected files (90%) and also identifiesmalware signatures that are not of interest (99%). The screening step significantly improves end-to-end performance because safe files are quickly identified and are not processed further, and malware files can subsequently be scanned using only the signatures that are necessary. Our approach naturally leads to a network-based anti-malware solution in which clients only receive signatures they needed, not every malware signature ever created as with current approaches. We have implemented SplitScreen as an extension to ClamAV, the most popular open source anti-malware software. For the current number of signatures, our implementation is $2{\times}$ faster and requires $2{\times}$ less memory than the original ClamAV. These gaps widen as the number of signatures grows.

Column regeneration for Partisil/Partisphere ion-exchange columns (Partisil/Partisphere 이온 교환 컬럼 재생 가이드)

  • Mark Fever;Gemma Howse
    • FOCUS: LIFE SCIENCE
    • /
    • no.1
    • /
    • pp.5.1-5.3
    • /
    • 2024
  • The document discusses the regeneration of Partisil/Partisphere ion-exchange columns in chromatography. It mentions that column efficiency can diminish with use due to the accumulation of sample and/or mobile phase impurities at the head of the column. This can lead to a change in back pressure, lower column efficiency, and sometimes a change in selectivity. The document outlines a procedure that may restore column performance. The document also provides everyday practices to enhance the lifetime of a column. These include using only high-purity HPLC solvents and buffers, using freshly prepared mobile phases and buffers, filtering mobile phases to remove particulates, using appropriate sample clean-up procedures, using a guard column or pre-column filter, and working within the pressure and flow rate limitations of the column. For the regeneration of Partisil/Partisphere SAX, SCX, WAX, and WCX columns, the document suggests passing 20 column volumes of various mobile phases through the column. These include a buffer wash, distilled water, an acid wash, a chelating wash, a methanol wash, and a buffer for separation. The document emphasizes that not all of these wash steps are required for every column clean-up and that some chromatographers require only a combination of certain steps.

  • PDF