• Title/Summary/Keyword: patterned substrate

Search Result 312, Processing Time 0.026 seconds

A Printing Process Combining Screen Printing with Reverse Off-set for a Fine Patterning of Electrodes on Large Area Substrate (스크린 인쇄와 리버스 오프셋 인쇄를 혼합한 대면적 미세 전극용 인쇄공정)

  • Park, Ji-Eun;Song, Chung-Kun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.24 no.5
    • /
    • pp.374-380
    • /
    • 2011
  • In this paper a printing process for patterning electrodes on large area substrate was developed by combining screen printing with reverse off-set printing. Ag ink was uniformly coated by screen printing. And then etching resist (ER) was patterned in the Ag film by reverse off-set printing, and then the non-desired Ag film was etched off by etchant. Finally, the ER was stripped-off to obtain the final Ag patterns. We extracted the suitable conditions of reverse Using the process we successfully fabricated gate electrodes and scan bus lines of OTFT-backplane used for e-paper, in which the diagonal size was 6 inch, the resolution $320{\times}240$, the minimum line width 30 um, and sheet resistance 1 ${\Omega}/{\Box}$.

Bending Properties of the Flexible BMNO (Bi2Mg2/3Nb4/3O7) Capacitor Using Graphene Electrode (그래핀 전극을 이용한 유연한 BMNO (Bi2Mg2/3Nb4/3O7) 캐패시터의 굽힘 특성)

  • Song, Hyun-A;Park, Byeong-Ju;Yoon, Soon-Gil
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.5
    • /
    • pp.387-391
    • /
    • 2012
  • Graphene was fabricated onto Ni/Si substrate using a rapid-thermal pulse CVD and they were transferred onto the Ti/PES flexible substrate. For top electrode applications of the BMNO dielectric films, graphene was patterned using a argon plasma. Through an AFM image and a leakage current density of the BMNO films grown onto various bottom electrodes before and after bending test, BMNO films grown onto the graphene bottom electrode showed no change of the microstructure and the leakage current density after the bend.

Inkjet Printing of Single Wall Carbon Nanotubes for Transparent Conductive Films

  • Song, Jin-Won;Yoon, Yeo-Hwan;Kim, Joon-Dong;Lee, Eung-Sug;Choi, Byung-Sam;Kim, Jae-Ho;Han, Chang-Soo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08b
    • /
    • pp.1257-1260
    • /
    • 2007
  • A single-wall carbon nanotube (SWNT) transparent conductive film (TCF) was fabricated using a simple inkjet printing method. The TCF could be selectively patterned by controlling the dot size to diameters as small as $34\;{\mu}m$. In this repeatable and scalable process, we achieved 71% film transmittance and a resistance of 900 ohm/sq sheet with an excellent uniformity, about ${\pm}\;5%$ deviation overall. Inkjet printing of SWNT is substrate friendly and the TCF is printed on a flexible substrate. This method of fabrication using direct printing permits mass production of TCF in a large area process, reducing processing steps and yielding low-cost TCF fabrications on a designated area using simple printing.

  • PDF

Patterning of conducting polymer at micron- scale using a selective surface treatment

  • Lee, Kwang-Ho;Kim, Sang-Mook;Kim, Ki-Seok;Song, Sun-Sik;Kim, Eun-Uk;Jung, Hee-Soo;Kim, Jin-Ju;Jung, Gun-Young
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.834-836
    • /
    • 2008
  • We demonstrated micro-scale conducting polymer patterning based on a selective surface treatment. A substrate with a patterned photoresist was immersed into OTS (Octadecyltrichlosilnae) solution. The protected substrate areas were hydrophilic after removing the PR resist, where a conducting polymer solution was coated selectively by spin-coating method.

  • PDF

Improvement of Mchanical Property of Indium-tin-oxide Films on Polymer Substrates by using Organic Buffer Layer

  • Park, Sung-Kyu;Han, Jeong-In;Moon, Dae-Gyu;Kim, Won-Keun
    • Transactions on Electrical and Electronic Materials
    • /
    • v.3 no.2
    • /
    • pp.32-37
    • /
    • 2002
  • This paper gives the basic mechanical properties of indium-tin-oxide (ITO) films on polymer substrates which are exposed to externally and thermally induced bending force. By using modified Storney formula including triple layer structure and bulge test measuring the conductive changes of patterned ITO islands as a function of bending curvature, the mechanical stability of ITO films on polymer substrates was intensively investigated. The numerical analyses and experimental results show thermally and externally induced mechanical stresses in the films are responsible for the difference of thermal expansion between the ITO film and the substrate, and leer substrate material and its thickness, respectively. Therefore, a gradually ramped heating process and an organic buffer layer were employed to improve the mechanical stability, and then, the effects of the buffer layer were also quantified in terms of conductivity-strain variations. As a result, it is uncovered that a buffer layer is also a critical factor determining the magnitude of mechanical stress and the layer with the Young's modulus lower than a specific value can contribute to relieving the mechanical stress of the films.

THE TWO-STEP RAPID THERMAL ANNEALING EFFECT OF THE PREPATTERNED A-SI FILMS (프리 패턴한 비정질 실리콘 박막의 two-step RTA 효과)

  • Lee, Min-Cheol;Park, Kee-Chan;Choi, Kwon-Young;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1998.07d
    • /
    • pp.1333-1336
    • /
    • 1998
  • Hydrogenated amorphous silicon(a-Si:H) films which were deposited by plasma enhanced chemical deposition(PECVD) have been recrystallized by the two-step rapid thermal annealing(RTA) employing the halogen lamp. The a-Si:H films evolve hydrogen explosively during the high temperature crystallzation step. In result, the recrystallized polycrystalline silicon(poly-Si) films have poor surface morphology. In order to avoid the hydrogen evolution, the films have undergone the dehydrogenation step prior to the crystallization step Before the RTA process, the active area of thin film transistors (TFT's) was patterned. The prepatterning of the a-Si:H active islands may reduce thermal damage to the glass substrate during the recrystallization. The computer generated simulation shows the heat propagation from the a-Si:H islands into the glass substrate. We have fabricated the poly-Si TFT's on the silicon wafers. The maximun ON/OFF current ratio of the device was over $10^5$.

  • PDF

Facile fabrication of ZnO Nanostructure Network Transistor by printing method

  • Choi, Ji-Hyuk;Moon, Kyeong-Ju;Jeon, Joo-Hee;Kar, Jyoti Prakash;Das, Sachindra Nath;Khang, Dahl-Young;Lee, Tae-Il;Myoung, Jae-Min
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2010.05a
    • /
    • pp.31.1-31.1
    • /
    • 2010
  • Various ZnO nanostructures were synthesized and ZnO nanostructure-based self-assembled transistors were fabricated. Compared to spindle and flower like nanostructure, the ZnO nanorod (NR) structure showed much stronger gate controllability, and greatly enhanced device performance, demonstrating that this structural variation leads to significant differences of the nanostructure network-based device performance. Also, patterned dry transfer-printing technique that can generate monolayer-like percolating networks of ZnO NRs has been developed. The method exploits the contact area difference between NR-NR and NR-substrate, rather than elaborate tailoring of surface chemistry or energetic. The devices prepared by the transferring method exhibited on/off current ratio, and mobility of ${\sim}2.7{\times}10^4$ and ${\sim}1.03\;cm^2/V{\cdot}s$, respectively. Also, they exhibited showing lower off-current and stronger gate controllability due to defined-channel between electrodes and monolayer-like network channel configuration. With multilayer stacks of nanostructures on stamp, the monolayer-like printing can be repeated many times, possibly on large area substrate, due to self-regulating printing characteristics. The method may enable high-performance macroelectronics with materials that have high aspect ratio.

  • PDF

Temperature Distribution According to the Structure of a Conductive Layer during Joule-heating Induced Encapsulation for Fabrication of OLED Devices (OLED 소자 제조를 위한 주울 가열 봉지 공정 시 도전층 구조에 따르는 열분포)

  • Jang, Ingoo;Ro, Jae-Sang
    • Journal of the Korean institute of surface engineering
    • /
    • v.46 no.4
    • /
    • pp.162-167
    • /
    • 2013
  • Encapsulation is required since organic materials used in OLED devices are fragile to water vapor and oxygen. Laser sealing method is currently used where IR laser is scanned along the glass-frit coated lines. Laser method is, however, not suitable to encapsulating large-sized glass substrate due to the nature of sequential scanning. In this work we propose a new method of encapsulation using Joule heating. Conductive layer is patterned along the sealing lines on which the glass frit is screen printed and sintered. Electric field is then applied to the conductive layer resulting in bonding both the panel glass and the encapsulation glass by melting glass-frit. In order to obtain uniform bonding the temperature of a conductive layer having a shape of closed loop should be uniform. In this work we conducted simulation for heat distribution according to the structure of a conductive layer used as a Joule-heat source. Uniform temperature was obtained with an error of 5% by optimizing the structure of a conductive layer. Based on the results of thermal simulations we concluded that Joule-heating induced encapsulation would be a good candidate for encapsulation method especially for large area glass substrate.

A study on the process optimization of injection molding for replicability enhancement of micro channel (미세채널 전사성 향상을 위한 사출성형 공정최적화 기초연구)

  • Go, Young-Bae;Kim, Jong-Sun;Yu, Jae-Won;Min, In-Gi;Kim, Jong-Duck;Yoon, Kyung-Hwan;Hwang, Cheul-Jin
    • Design & Manufacturing
    • /
    • v.2 no.1
    • /
    • pp.45-50
    • /
    • 2008
  • Micro channel is to fabricate desired pattern on the polymer substrate by pressing the patterned mold against the substrate which is heated above the glass transition temperature, and it is a high throughput fabrication method for bio chip, optical microstructure, etc. due to the simultaneous large area patterning. However, the bad pattern fidelity in large area patterning is one of the obstacles to applying the hot embossing technology for mass production. In the present study, stamper of cross channel with width $100{\mu}m$ and height $50{\mu}m$ was manufactured using UV-LiGA process. Micro channel was manufactured using stamper manufactured in this study. Also replicability appliance was evaluated for micro channel and factors affected replicability were investigated using Taguchi method.

  • PDF

Cu Electroplating on Patterned Substrate and Etching Properties of Cu-Cr Film for Manufacturing TAB Tape (TAB 테이프 제조를 위한 구리 도금 및 에칭에 관한 연구)

  • Kim, N. S.;Kang, T.;Yun, I. P.;Park, Y. S.
    • Journal of the Korean institute of surface engineering
    • /
    • v.27 no.3
    • /
    • pp.158-165
    • /
    • 1994
  • Cu-Cr alloy thin film requires good quality of etching be used for TAB technology. The etched cross sec-tion was clean enough when the etching was performed in 0.1M $FeCl_3$ solution at $50^{\circ}C$. The etching rate was increased with the amount of $KMnO_4$. For enhanced profile of cross section and rate, the spray etchning was found to be superior compared to the immersion etching. A series of experiments were performed to improve the uniformity of the current distribution in electrodeposition onto the substrate with lithographic patterns. Copper was electrodeposited from quiescent-solution, paddle-agitated-solution, and air-bubbled-solution to in-vestigate the effect of the fluid flow. The thickness profile of the specimen measured by profilmetry has the non uniformity at feature scale in quiescent-solution, because of the longitudinal vortex roll caused by the natural convection. However, uniform thickness profile was achieved in paddle-agitated or air bubbled solu-tion.

  • PDF