• Journal of the Korean Mathematical Society
• /
• v.58 no.4
• /
• pp.895-920
• /
• 2021

In this paper, first we introduce the full expression of the Riemannian curvature tensor of a real hypersurface M in the complex quadric Q^m from the equation of Gauss and some important formulas for the structure Jacobi operator R_ξ and its derivatives ∇R_ξ under the Levi-Civita connection ∇ of M. Next we give a complete classification of Hopf real hypersurfaces with Reeb parallel structure Jacobi operator, ∇_ξR_ξ = 0, in the complex quadric Q^m for m ≥ 3. In addition, we also consider a new notion of 𝒞-parallel structure Jacobi operator of M and give a nonexistence theorem for Hopf real hypersurfaces with 𝒞-parallel structure Jacobi operator in Q^m, for m ≥ 3.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1995.04a
• /
• pp.585-590
• /
• 1995

This paper describes strain distribution analysis of a multiple parallel plate structure for a multi-componenet force and moment sensor. A parallel plate structure which has higher rigidity than a simple beam structure are widely used for multi-component force and moment sensor. The strain distribution in the beams of a parallel plate structure should be accurately calculated to design a high precision multi-component force and moment sensor. We derived equations to calculate the strains for multiple parallel plate structure. It reveals that results from finite element analysis and experiment are in good agreement with results from the derived equations.

• International Journal of Contents
• /
• v.1 no.1
• /
• pp.50-58
• /
• 2005

Generally, multidimensional data such as image and spatial data require large amount of storage space. There is a limit to store and manage those large amounts of data in single workstation. If we manage the data on parallel computing environment which is being actively researched these days, we can get highly improved performance. In this paper, we propose a parallel multidimensional index structure that exploits the parallelism of the parallel computing environment. The proposed index structure is nP(processor)-nxmD(disk) architecture which is the hybrid type of nP-nD and 1P-nD. Its node structure in-creases fan-out and reduces the height of an index. Also, a range search algorithm that maximizes I/O parallelism is devised, and it is applied to k-nearest neighbor queries. Through various experiments, it is shown that the proposed method outperforms other parallel index structures.

• Journal of the Korea Society of Computer and Information
• /
• v.10 no.3 s.35
• /
• pp.183-188
• /
• 2005

Parallel processing in block cryptographic algorithm is difficult, because Feistel structure that is basis structure of block cryptographic algorithm is sequential processing structure. Therefore this paper changes these sequential processing structure and Feistel structure made parallel processing to be possible. This paper that apply this modified structure designed DES that have parallel Feistel structure. Proposed parallel Feistel structure could prove greatly block cryptographic algorithm's performance such as DES and so on that could not but have trade-off relation the data processing speed and data security interval because block cryptographic algorithm can not use pipeline method because of itself structural problem. Therefore, modified Feistel structure is going to display more superior security function and processing ability of high speed than now in case apply way that is proposed to SEED, AES's Rijndael, Twofish etc. that apply Feistel structure.

• Journal of Institute of Control, Robotics and Systems
• /
• v.15 no.9
• /
• pp.952-958
• /
• 2009

This article presents a combined structure of serial and parallel mechanisms for a humanoid robot. The 3 DOF parallel structure is designed and added to the waist of the humanoid robot arm to give flexible bending and rotating motions. Forward and inverse kinematics of a serial and parallel robot have been analyzed to generate motions. Simulation studies of verifying kinematics solutions of the parallel robot have been done. Experimental studies of mimicking shake-hands motion have been conducted to show the feasibility and usability of the combined structure.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.19 no.4
• /
• pp.328-333
• /
• 2006

In this paper, we developed a pressure measurement apparatus with the parallel structure to improve the measurement efficiency of pressure sensors by reducing the measurement time of pressure. The developed system has two parallel positions for loading Silicon pressure sensor and has a dual valve structure. The semiconductor pressure sensors prepared by Copal Electronics were used to confirm the performance of the developed measurement system. Two stage differential amplifier circuit was employed to amplify the weak output signal and the amplified output signal was improved utilizing a low-pass filter. New apparatus shows the measurement time of pressure two times shorter than that of conventional one with the serial structure, while both structures show the similar linear output versus pressure characteristics.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.13 no.2
• /
• pp.110-118
• /
• 2008

The regulated peak power tracking (RPPT) systems such as the series structure and the parallel structure are commonly used in the satellite space power system. However, this structure processes the solar array power to the load through two regulators during one orbit cycle, which reduces the energy transfer efficiency. The series-parallel structure for the RPPT system can improve the power conversion efficiency, but an additional regulator increases the cost, size and weight of the system. In this paper, a simplified series-parallel space power system that consists of two regulators is proposed. The proposed system has the similar energy transfer efficiency with the series-parallel structure by adding one switch to the series structure, which reduces the cost, size and the weight. The large signal stability analyses is provided to understand the four main modes of system operation. In order to compare the energy efficiency with a series structure, the simulation is performed. The experimental verifications are performed using a prototype hardware with TMS320F2812 DSP and 200W solar arrays.

• Kyungpook Mathematical Journal
• /
• v.59 no.3
• /
• pp.525-535
• /
• 2019

In relation to the generalized Tanaka-Webster connection, we consider a new notion of parallel structure Jacobi operator for real hypersurfaces in complex two-plane Grassmannians and prove the non-existence of real hypersurfaces in $G_2({\mathbb{C}}^{m+2})$ with generalized Tanaka-Webster parallel structure Jacobi operator.

• Journal of Power Electronics
• /
• v.15 no.4
• /
• pp.886-898
• /
• 2015

The design feasibility of a micro unidirectional DC transmission system based on an input-parallel output-parallel (IPOP) converter is analyzed in this paper. The system consists of two subsystems: an input-parallel output-series (IPOS) subsystem to step up the DC link voltage, and an input-series output-parallel (ISOP) subsystem to step down the output voltage. The two systems are connected through a transmission line. The challenge of the delay caused by the communication in the control system is addressed by introducing a ring communication structure, and its influence on the control system is analyzed to ensure the feasibility and required performance of the converter system under practical circumstances. Simulation and experiment results are presented to verify the effectiveness of the proposed design.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.4 no.3
• /
• pp.209-216
• /
• 2011

Recently the design of SoCs(System-on-Chips) in which TCM is embedded for high speed operation increases rapidly. In this paper, a parallel test structure for eDRAM-based TCM embedded in SoCs is proposed. In the presented technique, the MUT (Memory Under Test) is changed to parallel structure and it increases testability of MUT with boundary scan chains. The eDRAM is designed in structure for parallel test so that it can be tested for each modules. Dynamic test can be performed based on input-output data. The proposed techniques are verified their performance by circuits simulation.