• Journal of the Institute of Electronics and Information Engineers
• /
• v.54 no.7
• /
• pp.36-46
• /
• 2017

The turbo code, an error correction code, needs a long decoding time since the same decoding process must be repeated several times in order to obtain a good BER performance. Thus, parallel processing may be used to reduce the decoding time, in which case there may be a memory contention that requires additional buffers. The QPP interleaving has been proposed to avoid such case, but there is still a possibility of memory contention when a decoder is constructed using the so-called double flow technique. In this paper, we propose an even-odd cross mapping technique to avoid memory conflicts even in decoding using the double-flow technique. This method uses the address generation characteristic of the QPP interleaving and can be used to implement the interleaving circuit between the decoding blocks and the LLR memory blocks. When the decoder implemented by applying the double flow and the proposed methods is compared with the decoder by the conventional MDF techniques, the decoding time is reduced by up to 32% with the total area increase by 8%.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.15 no.7
• /
• pp.553-564
• /
• 1990

The co-efficient matrix of linear second-order partial differential equations in the general form is partitioned with (n-1)x(n-1) submartices and is transformed into the block tridiagonal system. Then the cyclic odd-even reduction technique is applied to this system with the large-grain data granularity and the block cyclic reduction algorithm to solve unknown vectors of this system is created. But this block cyclic reduction technique is not suitable for the parallel processing system because of its parallelism chanigng at every computing stages. So a new algorithm for solving linear second-order partical differential equations is presentes by the block cyclic reduction technique which is modified in order to keep its parallelism constant, and to reduce gteatly its execution time. Both of these algoriths are compared and studied.

• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 1995.06a
• /
• pp.63-67
• /
• 1995

This paper proposes a new frequency offset correction technique for OFDM receivers on a frequency-selective fading channel. The frequency offset in the OFDM signals is known to introduce an interchannel interference among the multiple subcarriers, which degrades the receiver performance severely. In order to reduce the frequency offset, this paper describes an algorithm with two stages: acquisition and tracking. At both stages the algorithm oversamples the received OFDM signals. At the acquisition stage the frequency offset is reduced to half or less than the intercarrier spacing by matching the sign patterns of even and odd samples. Next, at tracking stage the frequency offset is compensated by a frequency detector which is controlled by the correlation of the even and odd sample sets. From the results, it is found that the proposed algorithm can correct the frequency offset even if the initial offset exceeds one half of th eintercairrers spacing.

• Annual Conference of KIPS
• /
• 2006.05a
• /
• pp.925-928
• /
• 2006

본 논문에서는 영상에 워터마크를 삽입하고 추출하는 동시에 원영상을 복원하는 리버서블 워터마킹 알고리즘을 제안한다. 제안한 알고리즘의 핵심은 워터마크가 삽입된 영상에 변하지 않는 위치정보를 전달하는 것이다. 본 논문에서는 우선 원영상을 odd image와 even image로 분리한 다음odd image에 interpolation 기법을 이용하여 resizing시키고 resizing 된 영상(odd_resize_image)에서 기수항은 그대로 두고 우수항은 기수항과 우수항의 차이값으로 채우는 방법으로 location map을 얻는다. 이 location map 에 의해 워터마크를 삽입위치를 선택하면 추출과정에서도 같은 location map을 이용할 수 있기에 워터마크 삽입위치를 정확하게 판단하여 추출할 수 있고 동시에 원본 영상을 복원할 수 있다. 본 알고리즘은 영상에 변화를 적게 주었기 때문에 높은 비가시성을 보인다. 실험 결과 $256{\times}256$ 영상에서 PSNR이 평균 53.07dB의 우수한 비가시성을 보였다.

• Journal of KIISE:Computer Systems and Theory
• /
• v.34 no.5_6
• /
• pp.169-175
• /
• 2007

Suffix arrays, fundamental full-text index data structures, can be efficiently used where patterns are queried many times. Although many useful full-text index data structures have been proposed, their O(nlogn)-bit space consumption motivates researchers to develop more space-efficient ones. However, their space efficient versions such as the compressed suffix array and the FM-index have been developed; those can not reduce the practical working space because their constructions are based on the existing suffix array. Recently, two direct construction algorithms of compressed suffix arrays from the text without constructing the suffix array have been proposed. In this paper, we compare practical performance of these algorithms of compressed suffix arrays with that of various algorithms of suffix arrays by measuring the construction times, the peak memory usages during construction and the sizes of their final outputs.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.9
• /
• pp.1485-1490
• /
• 2008

This paper proposes a new Fourier transform-based phasor estimation method to eliminate the adverse influence of the exponentially decaying dc offsets when Discrete Fourier Transform (DFT) is used to calculate the phasor of the fundamental frequency component in a relaying signal. By subtracting the result of odd-sample-set DFT from the result of even-sample-set DFT, the information of dc offsets can be obtained. Two dc offsets in a relaying signal are treated as one dc offset which is piecewise approximated in one cycle data window. The effect of the dc offsets can be eliminated by the approximated dc offset. The performance of the proposed algorithm is evaluated by using computer-simulated signals and EMTP-generated signals. The algorithm is also tested on a hardware board with TMS320C32 microprocessor. The evaluation results indicate that the proposed algorithm has the stable and accurate eliminating performance even if the input signal contains two decaying dc components having different time constants.

• Journal of KIISE:Computer Systems and Theory
• /
• v.26 no.9
• /
• pp.1064-1072
• /
• 1999

The well-known Dimension Exchange Method(DEM) to quantized loads may result in difference in assigned loads to processors as large as logn~units, in the worst case, after balancing for a hypercube of size n. In order to limit the increase of the accumulation of these differences, this paper proposes a method that limits the accumulation of the difference by redistributing an unit load (odd or even) of the same type, if possible, when there is a load distribution between two processors. We reduced the maximum difference to LCEIL logn over {2} RCEIL . The result shows the simulation experiments which show about 30% improvement in speedup compare to the DEM.

• The Journal of the Acoustical Society of Korea
• /
• v.20 no.7
• /
• pp.47-54
• /
• 2001

In this paper, we present a variable dimension vector quantization for spectral magnitudes. Espectially, spectral magnitudes of the Harmonic coder, need variable dimension quantizer because those are not fixed dimension. So, this paper present efficient quantization methods. These methods use variable Discrete Cosine Transform(DCT) for spectral magnitude parameters and NSTVQ which is combined odd/even, split and multi-stage structure, proposed quantization methods use Spectral Distortion(SD) for performance measure. Consequently, Multi-Stage Nonsquare Transform Vector Quantization(MSNSTVQ) is the best in performance measure.

• Journal of the Korean Institute of Navigation
• /
• v.25 no.4
• /
• pp.455-460
• /
• 2001

본 연구에서는 방향성 결합기의 특성과 PIN다이오드의 특성을 이용하여 가변 감쇠기를 구현하였다. 기존의 Even-Odd Mode해석법이 아닌 간단한 2-port 기법으로 감쇠기를 분석하였으며, 산란 파라미터는 결합포트의 종단 임피던스가 동일한 경우와 동일하지 않은 경우에 있어서의 감쇠기의 동작특성을 평가하였다. 방향성 결합기의 결합포트는 가변종단을 HP사의 전류제어 소자인 HSMP-3864 PIN다이오드를 사용하였다. 구현된 가변감쇠기는 PCS 송신주파수 1.9 GHz에서 감쇠 범위가 30 dB 이상, 삽입손실 5 dB 이하, 입·출력 반사계수 -25 dB 이하의 특성을 나타내었으며, 이는 PCS와 셀룰러 이동통신 기지국용 전력 증폭기를 온도 등과 같은 외부의 환경변화에 따라서 이득을 가변 시킬 수 있으며, 또한 증폭기의 선형성을 향상시킬 것으로 사료된다.

• Proceedings of the KIEE Conference
• /
• 1999.07c
• /
• pp.1440-1443
• /
• 1999

This paper proposes fault detection method using a neural network & fuzzy logic on distribution lines. Fault on distribution lines is simulated using EMTP. The pattern of high impedance fault on pebbles, ground and short-circuit fault were take as the learning model. In this paper proposed fault detection method is evaluated on various conditions. The average values after analyzing fault current by FFT of even odd harmonics and fundamental rms were used for the neural network input. Test results were verified the validity of the proposed method