• Title/Summary/Keyword: ns-2 시뮬레이션

Search Result 319, Processing Time 0.033 seconds

The effect of wireless error models on the protocol performance evaluation (무선 채널 오류 모델이 프로토콜 성능에 미치는 영향측정)

  • 김지훈;김영수;안종석
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.10c
    • /
    • pp.502-504
    • /
    • 2003
  • 최근에는 무선 네트워크의 발달로 무선 채널을 이용한 통신의 사용이 증가하였으며, 이로인해 기존 유선 네트워크에서의 효율적인 프로토콜들의 성능을 재평가 하게 되었다. 즉. 무선 채널을 이용한 통신은 유선 채널을 이용한 통신과 전파 오류의 특성이 상이하며, 다양한 형태의 전송 오류가 존재한다. 특히, 시뮬레이션을 통한 프로토콜의 성능은 시뮬레이터에서 채택된 무선 채널의 전송 오류 모델 방식에 따라 크게 차이가 날 수 있다. 따라서 무선 채널에서의 전송 오류를 정확히 예측하고, 무선 채널의 전송 오류가 프로토콜의 성능에 미치는 영향을 연구하기 위해서는, 무선 채널에서의 다양한 형태의 오류를 정확히 시뮬레이션 해야 한다. 지금 까지 무선 채널에서 발생하는 전송 오류를 예측하기 위하여 여러 가지 오류 모델이 제안되었으며, 본 논문에서는 네트워크 시뮬레이터인 NS­2에 구현되어있는 다양한 형태의 오류 모델을 사용하여 오류 모델이 프로토콜 특히 TCP의 성능에 미치는 영향[1]과. TCP의 종류와 오류 모델에 따라 변하는 프로토콜의 성능을 실험한다. 또한, NS­2에는 아직 구현되어 있지는 않지만, 실제 네트워크에서 일어나는 오류를 정확히 예측하기 위해 새로이 제안된 오류 모델인 케이오틱 맵을 이용하여 캐이오틱 맵 오류 모델이 프로토콜 성능에 미치는 영향을 조사한다. 실험 결과 TCP의 종류에 상관없이, 오류 모델에 따라 같은 오류 율에서도 프로토콜의 성능이 최대 50%이상의 성능 차이가 나타남을 알 수 있다.

  • PDF

Handover Performance of LTE-R Networks (LTE-R 네트워크에서 핸드오버 성능)

  • Kim, Young-Dong
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.13 no.6
    • /
    • pp.1223-1228
    • /
    • 2018
  • LTE-R(Long Term Evolution - Railway), as a mobile communication technology to support safety operation of train on high speed railway system, have to be equipped appropriately by hand-over method for high moving environment of train. In this paper, hand-over performance of LTE-R network, which is used in railway communication system, is analyzed and hand-over implementation condition is suggested with this analysis. The performance analysis of this study is carried out with computer simulation with NS(Network Simulator)-3. SINR(Signal to Interference and Noise Ratio) and RSRP(Reference Signal Received Power), and Data Rate is used for hand-over performance parameter.

The noise impacts of the open bit line and noise improvement technique for DRAM (DRAM에서 open bit line의 데이터 패턴에 따른 노이즈(noise) 영향 및 개선기법)

  • Lee, Joong-Ho
    • Journal of IKEEE
    • /
    • v.17 no.3
    • /
    • pp.260-266
    • /
    • 2013
  • The open bit line is vulnerable to noise compared to the folded bit line when read/write for the DRAM. According to the increasing DRAM densities, the core circuit operating conditions is exacerbated by the noise when it comes to the open bit line 6F2(F : Feature Size) structure. In this paper, the interference effects were analyzed by the data patterns between the bit line by experiments. It was beyond the scope of existing research. 68nm Tech. 1Gb DDR2, Advan Tester used in the experiments. The noise effects appears the degrade of internal operation margin of DRAM. This paper investigates sense amplifier power line splits by experiments. The noise can be improved by 0.2ns(1.3%)~1.9ns(12.7%), when the sense amplifier power lines split. It was simulated by 68nm Technology 1Gb DDR2 modeling.

Design of a 64×64-Bit Modified Booth Multiplier Using Current-Mode CMOS Quarternary Logic Circuits (전류모드 CMOS 4치 논리회로를 이용한 64×64-비트 변형된 Booth 곱셈기 설계)

  • Kim, Jeong-Beom
    • The KIPS Transactions:PartA
    • /
    • v.14A no.4
    • /
    • pp.203-208
    • /
    • 2007
  • This paper proposes a $64{\times}64$ Modified Booth multiplier using CMOS multi-valued logic circuits. The multiplier based on the radix-4 algorithm is designed with current mode CMOS quaternary logic circuits. Designed multiplier is reduced the transistor count by 64.4% compared with the voltage mode binary multiplier. The multiplier is designed with Samsung $0.35{\mu}m$ standard CMOS process at a 3.3V supply voltage and unit current $5{\mu}m$. The validity and effectiveness are verified through the HSPICE simulation. The voltage mode binary multiplier is achieved the occupied area of $7.5{\times}9.4mm^2$, the maximum propagation delay time of 9.8ns and the average power consumption of 45.2mW. This multiplier is achieved the maximum propagation delay time of 11.9ns and the average power consumption of 49.7mW. The designed multiplier is reduced the occupied area by 42.5% compared with the voltage mode binary multiplier.

Determination of Electron Spin Relaxation Time of the Gadolinium-Chealted MRI Contrast Agents by Using an X-band EPR Technique (EPR을 통한 상자성 자기공명 조영제의 전자스핀 이완시간의 결정)

  • Sung-wook Hong;Yongmin Chang;Moon-jung Hwang;Il-su Rhee;Duk-Sik Kang
    • Investigative Magnetic Resonance Imaging
    • /
    • v.4 no.1
    • /
    • pp.27-33
    • /
    • 2000
  • Purpose: To determine the electronic spin relaxation times, $T_{le}$, of three commercially available Gd-chelated MR contrast agents, Gd-DTPA, Gd-DTPA-BMA and Gd-DOTA, using Electron Paramagnetic Resonance(EPR) technique. Material and Methods: The paramagnetic MR contrast agents, Gd-DTFA(Magnevist) , Gd-DTFA-BMA(OMNISCAN) and Gd-DOTA(Dotarem), were used for this study, The EPR spectra of these contrast agents, which were prepared 2:1 methanol/water solution, were obtained at low temperatures, from $-160^{\circ}C~20^{\circ}C$. The glassy-state EPR spectra for these contrast agents were then fitted by the simulation spectra generated with different zero-field splitting (ZFS) parameters by a computer simulation program 'GEN', which generates the EPR powder spectrum using a given ZFS in $3{\times}3$ tensor. Finally, the spin relaxation times of the contrast agents were then determined from the $T_{2e}$, D, and E values of the best simulation spectra using the McLachlan's theory of average relaxation rate. Results: The electronic transverse spin relaxation times, $T_{2e}'s$, of Gd-DTPA, Gd-DTPA-BMA and Gd-DOTA were 0.113ns, 0.147ns and 1.81ns respectively. The g-values were 1.9737, 1.9735 and 1.9830 and the electronic spin relaxation times, $T_{1e}'s$, were 18.70ns, 33.40ns and $1.66{\mu}s$, respectively. Conclusion: The results of these studies reconfirm that the paramagnetic MR contrast agents with larger ZFS parameters should have shorter $T_{1e}'s$. Among three contrast agents used for this study, Gd-DOTA chelated with cyclic ligand structure shows better electronic property then the others with linear structure. Thus, it is concluded that the exact determination of ZFS parameters is the important factor in evaluating relaxation enhancement effect of the agents and in developing new contrast agents.

  • PDF

A Non-Linear Overload Control Scheme for SIP Proxy Queues (SIP 프록시 큐의 비선형적 과부하 제어 방법)

  • Lee, Jong-Min;Jeon, Heung-Jin;Kwon, Oh-Jun
    • Journal of the Korea Society for Simulation
    • /
    • v.19 no.4
    • /
    • pp.43-50
    • /
    • 2010
  • Recently, the Internet telephony has been used rather than the traditional telephony by many Internet users, with low cost. Session Initiation Protocol(SIP) is the standard of application layer protocol for establishment and disconnection of the session for Internet telephony. SIP mainly runs over the UDP for transport. So in case of the loss of the INVITE request message, the message is retransmitted by an appropriate timer for reliable transmission of the UDP message. Though the retransmission is useful for ensuring the reliability of SIP messages sent by the users, it may cause the overload traffic in the SIP proxy server. The overload in SIP proxy servers results in the loss of many input messages. This paper presents a non-linear overload control algorithm to resolve the overload condition of the server. we simulate our proposed algorithm using the network simulator ns-2. The simulation results show that the throughput of the server with the proposed algorithm have been improved about 12% compared to the existing linear control algorithm.

A Scheduling Scheme using Partial Channel Information for Ad-hoc Networks (Ad-hoc 망에서 채널의 부분정보를 이용한 스케줄링 기법)

  • 신수영;장영민
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.11B
    • /
    • pp.1031-1037
    • /
    • 2003
  • A new scheduling scheme, which uses channel quality information of each flow in Bluetooth system of ad-hoc network for effective bandwidth assignment, has been proposed in this paper. By an effective bandwidth assignment, QoS (Quality of Service) could have been ensured in case of asymmetric data traffic, mixed data transmission, and congested data transmission in a specific channel. The scheduling algorithm determines channel weights using partial channel information of flows. Case studies conducted by NS-2 (Network Simulator 2) and Bluehoc simulator has been presented to show the effectiveness of the proposed scheduling scheme.

The Effect of NIC Buffer Size of Web Server on the Performance of LAN (웹 서버의 NIC 버퍼 사이즈가 LAN 성능에 미치는 영향)

  • Kim, Jin-Hee;Sin, Bum-Suk;Kwon, Kyung-Hee
    • Journal of IKEEE
    • /
    • v.7 no.2 s.13
    • /
    • pp.260-264
    • /
    • 2003
  • Among many factors to affect the network performance, this paper analyses how the buffer size of NIC(Network Interface Card) can affect web server and LAN(Local Area Network). We use the ns-2 which is defacto network simulation tool to observe the changes in drop rate, throughput, RTT(Round Trip Time), effective throughput depending on varying buffer sizes. And we analyse the effect of NIC buffer size on the web traffic in Ethernet.

  • PDF

Framework for an Advanced Naval Ships Acquisition based on PLM (PLM 기반 함정획득을 위한 프레임워크 개발 방법론)

  • Shin, Jong-Gye;Oh, Dae-Kyun
    • Journal of the Society of Naval Architects of Korea
    • /
    • v.46 no.2
    • /
    • pp.189-202
    • /
    • 2009
  • As naval ships become more complex with the reduced cost and time for their development, modeling and simulation are increasingly used. The US navy has being applied the concept of a simulation-based acquisition(SBA) to their acquisition process. However, there have been few studies on a simulation-based acquisition for naval ships (SBA-NS) in the Korean naval shipbuilding. In this paper, we discuss a framework to establish collaborative environment(CE) for an advanced naval ships acquisition based on PLM. For this, we propose architectures and a naval ship information model for design the framework of the SBA-NS. To design the framework, we develop the methodology that is composed of three major processes that are the requirement analysis process, the SBA-NS architectures design process and the design process of a reference model of a naval ship product information. Applying the methodology, the framework suitable for the Korean Navy context is developed.

Fuzzy Relevance-Based Clustering for Routing Performance Enhancement in Wireless Ad-Hoc Networks (무선 애드 혹 네트워크상에서 라우팅 성능 향상을 위한 퍼지 적합도 기반 클러스터링)

  • Lee, Chong-Deuk
    • Journal of Advanced Navigation Technology
    • /
    • v.14 no.4
    • /
    • pp.495-503
    • /
    • 2010
  • The clustering is an important mechanism thai provides information for mobile nodes efficiently and improves the processing capacity for routing and the allocation of bandwidth. This paper proposes a clustering scheme based on the fuzzy relevance degree to solve problems such as node distribution found in the dynamic property due to mobility and flat structure and to enhance the routing performance. The proposed scheme uses the fuzzy relevance degree, ${\alpha}$, to select the cluster head for clustering in FSV (Fuzzy State Viewing) structure. The fuzzy relevance ${\alpha}$ plays the role in CH selection that processes the clustering in FSV. The proposed clustering scheme is used to solve problems found in existing 1-hop and 2-hop clustering schemes. NS-2 simulator is used to verify the performance of the proposed scheme by simulation. In the simulation the proposed scheme is compared with schemes such as Lowest-ID, MOBIC, and SCA. The simulation result showed that the proposed scheme has better performance than the other existing compared schemes.