1 |
A. Morgul and T. Temel, 'Implementation of multi-valued logic gates using full current-mode CMOS circuits' Analog Integr. Circuits Signal Process, vol. 39, No.1, pp.191-204, 2004
DOI
ScienceOn
|
2 |
Shoji Kawahito, Michitaka Karneyama, Tatsuo Higuchi, and Haruyasu Yamada, 'A 32 x 32-bit Multiplier Using Multiple-Valued MOS Current-Mode Circuits' IEEE J. Solid-State Circuits, vol.23, No.1, pp.124-132, Feb. 1988
DOI
ScienceOn
|
3 |
이용섭, 곽철호, 김정범, '전류모드 다치논리 CMOS 회로를 이용한 전가산기 설계' 전자공학회 논문지, 제39권, SD편 제1호, pp.76-82, 2002년 1월
|
4 |
K. Wayne Current, 'Current-Mode CMOS Multiple-Valued Logic Circuits' IEEE J. Solid-State Circuits, vol.29, No.2, pp.95-107, Feb. 1994
DOI
ScienceOn
|
5 |
A. Morgul and T. Temel, 'Current-model level restoration circuit for multi-valued logic', lEE Electron. Lett., vol. 41, No.5, pp.230-231, Mar. 2005
DOI
ScienceOn
|
6 |
Takahiro Hanyu and Michitaka Kameyama, 'A 200 MHz pipelined multiplier using 1.5 V -supply multiple-valued MOS current-mode circuits with dual rail source-coupled logic' IEEE J. Solid-State Circuits, vol.30, No.11, pp.1239-1245, Nov. 1995
DOI
ScienceOn
|
7 |
Gensuke Gato, Atsuki Inoue, Ryoichi Ohe, Shoichiro Kashiwakura, Shin Mitarai Tsuru, and Tetsuo Izawa, 'A 4.1-ns Compact 54 x 54-b Multiplier Utilizing Sign-Select Booth Encoders' IEEE J. Solid-State Circuits, vol.32, No.11, pp.1676-1682, Nov. 1997
DOI
ScienceOn
|
8 |
Chung-Hsun Huang, Jinn-Shyan Wang, and Yan-Chao Huang, 'Design of high-performance CMOS priority encoders and incrementer/ decrementers using multilevel lookahead and . multilevel folding techniques' IEEE J. Solid-State Circuits, vol. 37, No.1, pp.63-76, Jan. 2002
DOI
ScienceOn
|
9 |
K. Wayne Current, 'Application fo quaternary logic to the design of a proposed discrete cosine transform chip' Int. J. Electronics, vol. 67, No.5, pp.678-701, 1989
|
10 |
Masayuki Mizuno, Masakazu Yamashina, Koichiro Furuta, Hiroyuki Igura, Hitoshi Abiko, Kazuhiro Okabe, Atsuki Ono, and Hachiro Yamada 'A Ghz MOS Adaptive pipeline Technique Using MOS Current-Mode Logic' IEEE J. Solid-State Circuits, vol.31 , No.6, pp.784-791, June 1996
DOI
ScienceOn
|