• Journal of KIISE:Computer Systems and Theory
• /
• v.37 no.5
• /
• pp.257-271
• /
• 2010

As the end of photolithographic integration era is approaching fast, numerous nanoscale devices and systems based on novel nanoscale materials and assembly techniques are recently emerging. Notably, various reconfigurable architectures with considerable promise have been proposed based on nanowire crossbar structure as the primitive building block. Unfortunately, high-density sys-tems consisting of nanometer-scale elements are likely to have numerous physical imperfections and variations. Therefore, defect-tolerance is considered as one of the most exigent challenges in nanowire crossbar systems. In this work, three different defect-avoidant logic mapping algorithms to circumvent defective crosspoints in nanowire reconfigurable crossbar systems are evaluated in terms of various performance metrics. Then, a novel method to find the most cost-effective repair solution is demonstrated by considering all major repair parameters and quantitatively estimating the performance and cost-effectiveness of each algorithm. Extensive parametric simulation results are reported to compare overall repair costs of the repair algorithms under consideration and to validate the cost-driven repair optimization technique.

• Journal of the Korean Vacuum Society
• /
• v.20 no.4
• /
• pp.294-299
• /
• 2011

In this study, single-walled carbon nanotubes (SWCNTs) were synthesized on a Fe/$Al_2O_3$/Si layer by thermal chemical vapor deposition. Metallic SWCNTs were selectively removed by microwave irradiation. Electrical and structural characterizations of the SWCNTs clearly revealed that the metallic SWCNTs were almost removed by microwave irradiation for 120 sec. The remained semiconducting SWCNTs with a high crystalline structure were obtained over 95%. This method would provide useful information for applications to SWCNTs-based field effect transistors and multifaceted nanoelectronics.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.33 no.2
• /
• pp.88-92
• /
• 2020

Thermal effects in bulk and SOI FinFETs are briefly reviewed herein. Different techniques to measure these thermal effects are studied in detail. Self-heating effects show a strong dependency on geometrical parameters of the device, thereby affecting the reliability and performance of FinFETs. Mobility degradation leads to 7% higher current in bulk FinFETs than in SOI FinFETs. The lower thermal conductivity of SiO₂ and higher current densities due to a reduction in device dimensions are the potential reasons behind this degradation. A comparison of both bulk and SOI FinFETs shows that the thermal effects are more dominant in bulk FinFETs as they dissipate more heat because of their lower lattice temperature. However, these thermal effects can be minimized by integrating 2D materials along with high thermal conductive dielectrics into the FinFET device structure.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.02a
• /
• pp.490-490
• /
• 2011

Graphene, hexagonal network of carbon atoms forming a one-atom thick planar sheet, has been emerged as a fascinating material for future nanoelectronics. Huge attention has been captured by its extraordinary electronic properties, such as bipolar conductance, half integer quantum Hall effect at room temperature, ballistic transport over ${\sim}0.4{\mu}m$ length and extremely high carrier mobility at room temperature. Several approaches have been developed to produce graphene, such as micromechanical cleavage of highly ordered pyrolytic graphite using adhesive tape, chemical reduction of exfoliated graphite oxide, epitaxial growth of graphene on SiC and single crystalline metal substrate, and chemical vapor deposition (CVD) synthesis. In particular, direct synthesis of graphene using metal catalytic substrate in CVD process provides a new way to large-scale production of graphene film for realization of graphene-based electronics. In this method, metal catalytic substrates including Ni and Cu have been used for CVD synthesis of graphene. There are two proposed mechanism of graphene synthesis: carbon diffusion and precipitation for graphene synthesized on Ni, and surface adsorption for graphene synthesized on Cu, namely, self-limiting growth mechanism, which can be divided by difference of carbon solubility of the metals. Here we present that large area, uniform, and layer controllable graphene synthesized on Cu catalytic substrate is achieved by acetylene-assisted CVD. The number of graphene layer can be simply controlled by adjusting acetylene injection time, verified by Raman spectroscopy. Structural features and full details of mechanism for the growth of layer controllable graphene on Cu were systematically explored by transmission electron microscopy, atomic force microscopy, and secondary ion mass spectroscopy.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2012.11a
• /
• pp.4-4
• /
• 2012

Proteins enable biology to be viable through molecular interactions (such as in antigen-antibody, ligand-receptor, and drug-target) with

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.02a
• /
• pp.499-499
• /
• 2011

Silicon nanowires (Si NWs) have been extensively studied for nanoelectronics owing to their unique optical and electrical properties different from those of bulk silicon. For the development of Si NW devices, better understanding of oxidation behavior in Si NWs would be an important issue. For example, it is widely known that atomic scale roughness at the dielectric (SiOx)/channel (Si) interface can significantly affect the device performance in the nano-scale devices. However, the oxidation process at the atomic-scale is still unknown because of its complexity. In the present work, we investigated the oxidation behavior of Si NW in atomic scale by simulating the dry oxidation process using a reactive molecular dynamics simulation technique. We focused on the residual stress evolution during oxidation to understand the stress effect on oxidation behavior of Si NWs having two different diameters, 5 nm and 10 nm. We calculated the charge distribution according to the oxidation time for 5 and 10 nm Si NWs. Judging from this data, it was observed that the surface oxide layer started to form before it is fully oxidized, i.e., the active diffusion of oxygen in the surface oxide layer. However, it is well-known that the oxide layer formation on the Si NWs results in a compressive stress on the surface which may retard the oxygen diffusion. We focused on the stress evolution of Si NWs during the oxidation process. Since the surface oxidation results in the volume expansion of the outer shell, it shows a compressive stress along the oxide layer. Interestingly, the stress for the 10 nm Si NW exhibits larger compressive stress than that of 5 nm Si NW. The difference of stress level between 5 an 10 anm Si NWs is approximately 1 or 2 GPa. Consequently, the diameter of Si NWs could be a significant factor to determine the self-limiting oxidation behavior of Si NWs when the diameter was very small.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.02a
• /
• pp.208-208
• /
• 2013

Graphene has emerged as a fascinating material for next-generation nanoelectronics due to its outstanding electronic properties. In particular, graphene-based field effect transistors (GFETs) have been a promising research subject due to their superior response times, which are due to extremely high electron mobility at room temperature. The biggest challenges in GFET applications are control of carrier concentration and opening the bandgap of graphene. To overcome these problems, three approaches to doping graphene have been developed. Here we demonstrate the decoration of Ni nanoparticles (NPs) on graphene films by simple annealing for p-type doping of graphene. Ni NPs/graphene films were fabricated by coating a $NiCl2{\cdot}6H2O$ solution onto graphene followedby annealing. Scanning electron microscopy and atomic force microscopy revealed that high-density, uniformly sized Ni NPs were formed on the graphene films and the density of the Ni NPs increased gradually with increasing $NiCl2{\cdot}6H2O$ concentration. The formation of Ni NPs on graphene films was explained by heat-driven dechlorination and subsequent particlization, as investigated by X-ray photoelectron spectroscopy. The doping effect of Ni NPs onto graphene films was verified by Raman spectroscopy and electrical transport measurements.

• Advances in nano research
• /
• v.10 no.5
• /
• pp.415-422
• /
• 2021

Silicene, a 2D allotrope of silicon, is predicted to be a potential material for future transistor that might be compatible with present silicon fabrication technology. Similar to graphene, silicene exhibits the honeycomb lattice structure. Consequently, silicene is a semimetallic material, preventing its application as a field-effect transistor. Therefore, this work proposes the uniform doping bandgap engineering technique to obtain the n-type silicene nanosheet. By applying nearest neighbour tight-binding approach and parabolic band assumption, the analytical modelling equations for band structure, density of states, electrons and holes concentrations, intrinsic electrons velocity, and ideal ballistic current transport characteristics are computed. All simulations are done by using MATLAB. The results show that a bandgap of 0.66 eV has been induced in uniformly doped silicene with phosphorus (PSi₃NW) in the zigzag direction. Moreover, the relationships between intrinsic velocity to different temperatures and carrier concentration are further studied in this paper. The results show that the ballistic carrier velocity of PSi₃NW is independent on temperature within the degenerate regime. In addition, an ideal room temperature subthreshold swing of 60 mV/dec is extracted from ballistic current-voltage transfer characteristics. In conclusion, the PSi₃NW is a potential nanomaterial for future electronics applications, particularly in the digital switching applications.

• Current Industrial and Technological Trends in Aerospace
• /
• v.6 no.1
• /
• pp.90-98
• /
• 2008

Nanotechnology(NT) refers to a field of advanced micro-technology covering the creation and manufacturing of materials on the atomic and molecular scale and requires interdisciplinary study with various fields including materials science, physics, chemistry, electronics and others. Whileas nanotechnology is a kind of micro and small scaled science, space technology(ST) is one of the larger and system technologies utilizing broad fields of mechanical, materials, electronics and communication technologies. It is necessary to select and concentrate the functional items of nanotechnology for efficient application to be utilized in space technology, due to the cross-sectional characteristics of nanotechnology within nanomaterials, nanoelectronics, and nanomanufacturing. This paper provides the current state of art of nanotechnology in space technology by evaluating NASA's activities and the 9th frame of the project ANTARES(Analysis of Nanotechnology Applications in Space Developments and Systems) with the support of the German Aerospace Center (DLR), Space Flight Management, Division Technology for Space Systems and Robotics. It has shown that it is necessary to apply nanotechnology to space technology in order to achieve international competitiveness, for the nanotechnology can bring the previously impossible things to reality. Since KARI plans to send an unmanned probe to the moon's orbit and land a probe on the moon's surface in 2025, it is urgently needed to incorporate nanotechnology to national space development plan.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.362-362
• /
• 2014

Atomic layer deposition (ALD) can be regarded as a special variation of the chemical vapor deposition method for reducing film thickness. ALD is based on sequential self-limiting reactions from the gas phase to produce thin films and over-layers in the nanometer scale with perfect conformality and process controllability. These characteristics make ALD an important film deposition technique for nanoelectronics. Tantalum pentoxide ($Ta_2O_5$) has a number of applications in optics and electronics due to its superior properties, such as thermal and chemical stability, high refractive index (>2.0), low absorption in near-UV to IR regions, and high-k. In particular, the dielectric constant of amorphous $Ta_2O_5$ is typically close to 25. Accordingly, $Ta_2O_5$ has been extensively studied in various electronics such as metal oxide semiconductor field-effect transistors (FET), organic FET, dynamic random access memories (RAM), resistance RAM, etc. In this experiment, the variations of chemical and interfacial state during the growth of $Ta_2O_5$ films on the Si substrate by ALD was investigated using in-situ synchrotron radiation photoemission spectroscopy. A newly synthesized liquid precursor $Ta(N^tBu)(dmamp)_2$ Me was used as the metal precursor, with Ar as a purging gas and $H_2O$ as the oxidant source. The core-level spectra of Si 2p, Ta 4f, and O 1s revealed that Ta suboxide and Si dioxide were formed at the initial stages of $Ta_2O_5$ growth. However, the Ta suboxide states almost disappeared as the ALD cycles progressed. Consequently, the $Ta^{5+}$ state, which corresponds with the stoichiometric $Ta_2O_5$, only appeared after 4.0 cycles. Additionally, tantalum silicide was not detected at the interfacial states between $Ta_2O_5$ and Si. The measured valence band offset value between $Ta_2O_5$ and the Si substrate was 3.08 eV after 2.5 cycles.