• 제목/요약/키워드: metal/semiconductor interface

검색결과 166건 처리시간 0.025초

원격 플라즈마 원자층 증착법을 이용한 Al2O3/GaN MIS 구조의 제작 및 전기적 특성 (Fabrication and Electrical Properties of Al2O3/GaN MIS Structures using Remote Plasma Atomic Layer Deposition)

  • 윤형선;김현준;이우석;곽노원;김가람;김광호
    • 한국전기전자재료학회논문지
    • /
    • 제22권4호
    • /
    • pp.350-354
    • /
    • 2009
  • $Al_{2}O_{3}$ thin films were deposited on GaN(0001) by using a Remote Plasma Atomic Layer Deposition(RPALD) technique with a trimethylaluminum(TMA) precursor and oxygen radicals in the temperature range of $25{\sim}500^{\circ}C$. The growth rate per cycle was varied with the substrate temperature from $1.8{\AA}$/cycle at $25^{\circ}C$ to $0.8{\AA}$/cycle at $500^{\circ}C$. The chemical structure of the $Al_{2}O_{3}$ thin films was studied using X-ray photoelectron spectroscopy(XPS). The electrical properties of $Al_{2}O_{3}$/GaN Metal-Insulator-Semiconductor (MIS) capacitor grown at a $300^{\circ}C$ process temperature were excellent, a low electrical leakage current density(${\sim}10^{-10}A/cm^2$ at 1 MV) at room temperature and a high dielectric constant of about 7.2 with a thinner oxide thickness of 12 nm. The interface trap density($D_{it}$) was estimated using a high-frequency C-V method measured at $300^{\circ}C$. These results show that the RPALD technique is an excellent choice for depositing high-quality $Al_{2}O_{3}$ as a Sate dielectric in GaN-based devices.

습도가 InP 턴넬 MIS 소자의 전기적 특성에 미치는 영향 (Humidity Effects on the Electrical Properties of InP Tunnel MIS Diodes)

  • 임한조;정상구;김현남
    • 대한전자공학회논문지
    • /
    • 제21권4호
    • /
    • pp.52-57
    • /
    • 1984
  • InP표면에 화확적 방법으로 성장시킨 산화막을 금속과 n-InP사이에 삽입시켜 제작한 InP 턴넬 MIS(m etal-insulator-semiconductor)소자의 전기적 특성과 그 불안정성을 조사하였다. 성장된 박막은 In2O3와 P2O5가 혼합된 형태를 이루고 있었으며, 그 두께는 약 200A°으로 추정되었다. 이 MIS다이오em의 순방향전류와 역방향전류는 진공중에서의 약간의 열처리로도 증가하였으며, 다습한 분위기에서는 감소되는 현상이 관측 되었다. 이와 같은 전류-전압 특성곡선의 변화 및 그 불안정성은 수분의 흡수에 따른 산화박막의 물리 화학적 특성과 경계면 상태밀도의 변차에 기인되는 현상임을 논의하였다.

  • PDF

Rear Surface Passivation with Al2O3 Layer by Reactive Magnetron Sputtering for High-Efficiency Silicon Solar Cell

  • Moon, Sun-Woo;Kim, Eun-Kyeom;Park, Won-Woong;Jeon, Jun-Hong;Choi, Jin-Young;Kim, Dong-Hwan;Han, Seung-Hee
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
    • /
    • pp.211-211
    • /
    • 2012
  • The electrical loss of the photo-generated carriers is dominated by the recombination at the metal- semiconductor interface. In order to enhance the performance of the solar cells, many studies have been performed on the surface treatment with passivation layer like SiN, SiO2, Al2O3, and a-Si:H. In this work, Al2O3 thin films were investigated to reduce recombination at surface. The Al2O3 thin films have two advantages, such as good passivation properties and back surface field (BSF) effect at rear surface. It is usually deposited by atomic layer deposition (ALD) technique. However, ALD process is a very expensive process and it has rather low deposition rate. In this study, the ICP-assisted reactive magnetron sputtering method was used to deposit Al2O3 thin films. For optimization of the properties of the Al2O3 thin film, various fabrication conditions were controlled, such as ICP RF power, substrate bias voltage and deposition temperature, and argon to oxygen ratio. Chemical states and atomic concentration ratio were analyzed by x-ray photoelectron spectroscopy (XPS). In order to investigate the electrical properties, Al/(Al2O3 or SiO2,/Al2O3)/Si (MIS) devices were fabricated and characterized using the C-V measurement technique (HP 4284A). The detailed characteristics of the Al2O3 passivation thin films manufactured by ICP-assisted reactive magnetron sputtering technique will be shown and discussed.

  • PDF

WSi2 word-line 및 bit-line용 spacer-Si3N4 박막의 증착 (Deposition of Spacer-Si3N4 Thin Film for WSi2 Word-Line and Bit-Line)

  • 안승준;김대욱;김종해;안성준;김영정;김호섭
    • 한국재료학회지
    • /
    • 제14권6호
    • /
    • pp.402-406
    • /
    • 2004
  • $WSi_2$, $TiSi_2$, $CoSi_2$, and $TaSi_2$ are general silicides used today in semiconductor devices. $WSi_2$ thin films have been proposed, studied and used recently in CMOS technology extensively to reduce sheet resistance of polysilicon and $n^{+}$ region. However, there are several serious problems encountered because $WSi_2$ is oxidized and forms a native oxide layer at the interface between $WSi_2$ and $Si_3$$N_4$. In this study, we have introduced 20 $slm-N_2$ gas from top to bottom of the furnace in order to control native oxide films between $WSi_2$ and $Si_3$$N_4$ film. In resulting SEM photographs, we have observed that the native oxide films at the surface of $WSi_2$ film are removed using the long injector system.

유도 결합 플라즈마를 이용한 $CeO_2$ 박막의 식각 메카니즘 (The Etching Mechanism of $CeO_2$ Thin Films using Inductively Coupled Plasma)

  • 오창석;김창일
    • 한국전기전자재료학회논문지
    • /
    • 제14권9호
    • /
    • pp.695-699
    • /
    • 2001
  • Cerium dioxide (CeO$_2$) was used as the intermediate layer between the ferroelectric thin film and Si substrate in a metal-ferroelectric-semiconductor field effect transistor (MFSFET), to improve the interface property by preventing the interdiffusion of the ferroelectric material and the Si substrate. In this study, CeO$_2$ thin films were etched with a CF$_4$/Ar gas combination in inductively coupled plasma (ICP). The maximum etch rate of CeO$_2$ thin films was 270$\AA$/min under CF$_4$/(CF$_4$+Ar) of 0.2, 600 W/-200V, 15 mTorr, and $25^{\circ}C$. The selectivities of CeO$_2$ to PR and SBT were 0.21, 0.25, respectively. The surface reaction in the etching of CeO$_2$ thin films was investigated with x-ray photoelectron spectroscopy (XPS). There is a chemical reaction between Ce and F. Compounds such as Ce-F$_{x}$ remains on the surface of CeO$_2$ thin films. Those products can be removed by Ar ion bombardment. The results of secondary ion mass spectrometry (SIMS) were consistent with those of XPS. Scanning electron microscopy (SEM) was used to examine etched profiles of CeO$_2$ thin films. The etch profile of over-etched CeO$_2$ films with the 0.5${\mu}{\textrm}{m}$ line was approximately 65$^{\circ}$.>.

  • PDF

전원모듈 PMIC 특성평가에 관한 연구 (A Study on Evaluation of Power Management IC)

  • 노영환
    • 전기전자학회논문지
    • /
    • 제20권3호
    • /
    • pp.260-264
    • /
    • 2016
  • MAX77846은 MAX77826과 호환해서 최신 웨어러블 시계와 3G/4G 스마트폰용의 전력모듈(PMIC)로 사용된다. MAX77846은 주변장치의 전력을 공급하기 위해 N 채널 MOSFET와 고효율의 레귤레이터, 비교기 등으로 구성되어 있다. 또한, 완전한 적용성과 각각의 레귤레이터 출력전압을 제공하기 위해 $I^2C$ 연산을 위해 전력 on/off 제어 로직을 제공한다. 이 논문에서 MAX77846을 기반으로 한 축약된 전력 매크로 모델을 전류와 시간에 대한 배터리 전압의 상태를 검증하기 위해 설계하고 LTspice로 시뮬레이션을 수행한다. Samsung Galaxy Gear 2 용 충전된 배터리 용량이 실시간으로 주요기능을 수행하는데 흐르는 전류를 측정한 후 특정한 기능을 수행하는데 사용가능한 시간을 검증하여 차세대 전력 모듈의 설계변수로 활용하는데 있다.

손실있는 실리콘 반도체위에 제작된 전송선로의 유한차분법을 이용한 해석 (Analysis of a transmission line on Si-based lossy structure using Finite-Difference Time-Domain(FDTD) method)

  • 김윤석
    • 한국통신학회논문지
    • /
    • 제25권9B호
    • /
    • pp.1527-1533
    • /
    • 2000
  • MIS(도체-부도체-반도체) 구조로된 전송선로를 해석하기 위하여 기본적으로 특성임피던스와 전파상수의 추출에 기초한 일반적인 특성화 절차가 사용된다. 본논문에서는 Si와 Si02층 사이에 0전위를 가진 도체를 일정한 간격의 주기적인 배열로 고안된 새로운 모델의 MIS구조에 대한 유한차분법을 이용한 해석방법을 제안한다. 특히 전송선로에 대한 유전체의 영향을 줄이기 위하여 0전위를 가진 주기적인 결합의 도체로 이루어진 구조가 시간영역의 신호를 통해 시험된다. Quality factor 뿐만아니라 주파수 의존적인 추출된 전송선로 파라미터와 등가회로 파라미터가 주파수 및 0전위 도체 간격의 함수로서 나타내진다. 특히 전송선로의 Quality factor가 특성임피던스 및 유효유전 상수의 큰 변화없이 개선될수 있음을 볼 수 있다.

  • PDF

준귀금속 전이원소, Pt, Pd를 이용한 p-InGaAs의 오믹 접촉저항 특성 연구 (Ohmic Contact Characteristics of p-InGaAs with Near-Noble Transition Metals of Pt and Pd)

  • 박영산;류상완;유준상;김효진;김선훈;김진혁
    • 한국재료학회지
    • /
    • 제16권10호
    • /
    • pp.629-632
    • /
    • 2006
  • Electrical characteristics of Pt/Ti/Pt/Au and Pd/Zn/Pd/Au contacts to p-type InGaAs grown on an InP substrate have been characterized as a function of the doping concentration and the annealing temperature. The Pt/Ti/Pt/Au contacts produced the specific contact resistance as low as $2.3{\times}10^{-6}{\Omega}{\cdot}cm^2$, when heat-treated at an annealing temperature of $400^{\circ}C$. Comparison of the Pt/Ti/Pt/Au and Ti/Pt/Au contacts showed that the first Pt layer plays an important role in reducing the contact resistivity probably by lowering energy barrier at the metal-semiconductor interface. For the Pd/Zn/Pd/Au contacts, the contact resistivity remained virtually unchanged with increasing annealing temperature. The specific contact resistivity as low as $4.7{\times}10^{-6}{\Omega}{\cdot}cm^2$ was obtained. The results indicate that the Pt/Ti/Pt/Au and Pd/Zn/Pd/Au schemes could be potentially important for the fabrication of InP-based optoelectronic devices, such as photodetector and optical modulator.

피로현상을 고려한 강유전박막의 Switching 과 MFSFET 소자의 특성 (Switching Behaviour of the Ferroelectric Thin Film and Device Characteristics of MFSFET with Fatigue)

  • 이국표;강성준;윤영섭
    • 대한전자공학회논문지SD
    • /
    • 제37권6호
    • /
    • pp.24-33
    • /
    • 2000
  • 피로현상의 진행에 따라 발생하는 하부전극 주위의 산소공공 축적현상을 적용하여 강유전체 박막의 switching 특성과 MFSFET 소자특성을 시뮬레이션하였다. Switching 모델에서 relative switched charge는 피로현상 전에 0.74 nC 이였으나, 피로가 진행되어 50${\AA}$의 산소공공층이 생성된 후에는 불과 0.15nC 로서 산소공공층이 분극반전을 강력하게 억제함을 알았다. MFSFET 소자의 모델에서 C-V_G와 I_D-V_G 곡선은 2 V 의 memory window를 나타내었고, 캐패시턴스 특성에서 축적과 공핍 및 반전 영역은 확실하게 표현되었다. 그리고, $I_D-V_D$ 곡선에서 두 부분의 문턱전압에 의해 나타난 포화드레인 전류차이는 6mA/$cm^2$이었다. 그러나, 50${\AA}$의 산소공공층이 축적된 후, $I_D-V_D$ 곡선에서 포화 드레인 전류차이는 피로현상이 없는 경우에 비해 약 50% 감소하여 산소공공층이 소자 적용에 난제임을 확인하였다. 본 모델은 강유전체 박막의 다양한 특성과 임의의 강유전체 박막을 사용한 MFSFET 소자의 동작을 예측하는데 중요한 역할을 할 것으로 판단된다.

  • PDF

Analysis of wet chemical tunnel oxide layer characteristics capped with phosphorous doped amorphous silicon for high efficiency crystalline Si solar cell application

  • Kang, Ji-yoon;Jeon, Minhan;Oh, Donghyun;Shim, Gyeongbae;Park, Cheolmin;Ahn, Shihyun;Balaji, Nagarajan;Yi, Junsin
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2016년도 제50회 동계 정기학술대회 초록집
    • /
    • pp.406-406
    • /
    • 2016
  • To get high efficiency n-type crystalline silicon solar cells, passivation is one of the key factor. Tunnel oxide (SiO2) reduce surface recombination as a passivation layer and it does not constrict the majority carrier flow. In this work, the passivation quality enhanced by different chemical solution such as HNO3, H2SO4:H2O2 and DI-water to make thin tunnel oxide layer on n-type crystalline silicon wafer and changes of characteristics by subsequent annealing process and firing process after phosphorus doped amorphous silicon (a-Si:H) deposition. The tunneling of carrier through oxide layer is checked through I-V measurement when the voltage is from -1 V to 1 V and interface state density also be calculated about $1{\times}1012cm-2eV-1$ using MIS (Metal-Insulator-Semiconductor) structure . Tunnel oxide produced by 68 wt% HNO3 for 5 min on $100^{\circ}C$, H2SO4:H2O2 for 5 min on $100^{\circ}C$ and DI-water for 60 min on $95^{\circ}C$. The oxide layer is measured thickness about 1.4~2.2 nm by spectral ellipsometry (SE) and properties as passivation layer by QSSPC (Quasi-Steady-state Photo Conductance). Tunnel oxide layer is capped with phosphorus doped amorphous silicon on both sides and additional annealing process improve lifetime from $3.25{\mu}s$ to $397{\mu}s$ and implied Voc from 544 mV to 690 mV after P-doped a-Si deposition, respectively. It will be expected that amorphous silicon is changed to poly silicon phase. Furthermore, lifetime and implied Voc were recovered by forming gas annealing (FGA) after firing process from $192{\mu}s$ to $786{\mu}s$. It is shown that the tunnel oxide layer is thermally stable.

  • PDF